DLWUC: Distance and Load Weight Updated Clustering-Based Clock Distribution for SOC Architecture

A. SRI DEVI, V. LAKSHMIPRABHA

Abstract: High-clock skew variations and degradation of driving ability of buffers lead to an additional power dissipation in Clock Distribution Network (CDN) that increases the dimensionality of buffers and coordination among flip-flops. The manual threshold level to predict the Region of Interest (ROI) is not applicable in clustering process due to the complexities of excessive wire length and critical delay. This paper proposes the Distance and Load Weight Updated Clustering (DLWUC) to determine the suitable position of logical components. Initially, the DLWUC utilizes the Hybrid Weighted Distance (HWD) to estimate the distance and construct the distance matrix. The weight value extracted from the sorted distance matrix facilitates the projection of buffers. The updated weight value serves as the base for clustering with labeled outputs. The placement of buffer at the suitable place from load weight updated clustering provides the necessary trade-off between clock provision and load balance. The DLWUC discussed in this paper reduces the size of buffers, skew, power and latency compared to the existing topologies.

Key words: buffers placement; Clock Distribution Network (CDN); clock mesh; clustering; Flip Flop (FF); Tree based CDN

1 INTRODUCTION

Dimensionality reduction and the minimum power supply are the major issues for progressive scaling of Integrated Circuit (IC) fabrication technologies. The utilization of minimal width transistors with the constant ion deposited charges makes the circuit as vulnerable to soft errors called Single Event Effects (SEE) [1]. The entire circuits of IC are controlled by Clock Distribution Network (CDN) and hence the hardening process is difficult. The presence of extreme node proximities in the advanced bulk CMOS technologies provides the strong sharing of the charges among the nodes called single event behaviors. Hence, the hardened designs are highly vulnerable to the node proximities in the advanced technologies. The identification and the separation of critical nodes in the layout improve the single-event sensitivity of hardened designs. The error-aware positioning -based layout designs (LEAP) [2] efficiently handle the charge sharing. The rearranging of transistor layout by using the LEAP method minimizes the single event effects on the circuit output. Hence, the research studies focus on the layout minimization techniques to reduce the area, power with high-speed operation.

The power dissipation in CDN is high due to the participation of high-speed processors in the IC fabrication. Hence, the driving of timing elements is the major task with the resonant clocking process. The operational inabilities are outside the limited range that requires core power management schemes. The interactions between the inductors and nearby wires cause the noise implications that lead to challenges in achieving the efficient LC resonance. The extent of inductive coupling to the nearby conductors and the dependence of inductive winding resistance efficiently achieve the good system quality factor. The dynamic power consumption is higher due to the following reasons: dominant effect of leakage power, maximum insertion delay and the low swing technology. Hence, the evolution of low swing clock trees in research studies efficiently reduces the power consumption.

The multi-power modes utilization reduces the power consumption significantly in clock is driven modules. But, the minimization of clock skew is the difficult task due to the wide supply voltage levels. The set of modules utilized to remove the clock skew under various power domains is called Power Mode Aware Buffers (PMAB) [3]. Based on the power modes, the supply voltage level is changed to assure the dynamic operation. The introduction of the numerous advanced nodes and their dynamic operation cause the SEE in the IC fabrication process by the radiation particles. The failure in the clock network disrupts the operation in IC fabrication drastically. The pre-mesh clock tree-based hardening still introduces the significant number of errors. With the consideration of circuit complexity, clock generation components utilize the Digital Phase Locked Loops (DPLLs) [4] to minimize the jitter effectively.

The major concern in IC-based applications is the power consumption due to the following factors: design complexities, high integration, and supply voltage scaling issues. The CDN consumes the 20-45 % and the flip-flops consume 90 % of total on-chip power due to the increase of pipeline stages. A number of pipeline stages increases the number of flip-flops and the total length of the clock network. To overcome these issues, research studies introduce the Low-Swing (LS) signaling topologies [5] to reduce the dynamic power consumption for long interconnections. The high-clock net capacitance in CDN requires an extension of the operation of clock network in near-threshold voltages. Reliable LS clock achievement with less power consumption is the major concern in CDN-based IC and it is challengeable due to the following issues:

- Low voltage-based clock buffers operation increases the insertion delay that leads to higher clock skew
- Driven ability level degradation
- LS clock signal and the flip-flop integration increases the clock-Q-delay that leads to excessive power consumption.

The detailed study conveys that the prediction / localization of best placement for the buffers and the merging of the flip-flop are the necessary stages to provide the trade-off between the high efficiency and low circuit complexity. Clustering algorithms play a major
role in buffer placement prediction. The weight updating-based flip-flop merging and the optimal buffer allocation predicts the best location for the respective buffer. These clustering methods use manual threshold effect to predict the Region of Interest (ROI) that increases the wire length and critical path delay.

This paper focuses on the load balance with the suitable clock provision by implementing the novel Distance and Load Weight Updated Clustering (DLWUC) model. The technical contributions of proposed work are listed as follows:

- A measure of distance between the particles constructs the distance matrix and the sorting of its elements in the ascending order (based on weight values) provides the relevant value of the load in clustering.
- The placement of buffer at the center of weight update-based clustering and the application of Hybrid Tree (HT) provide the trade-off between load balance and the clock signal provision effectively.
- The construction of Netlist file for FPGA architecture with the DLWUC-HT based locational information reduces the critical path delay, area consumption and wire length effectively compared to existing methods.

Section 2 presents a description of the previous research which is relevant to the Clock Distribution Networks and its difficulties. Section 3 involves the detailed description of the implementation of proposed Distance and Load Weight Updated Clustering (DLWUC) model based CDN. Section 4 presents the performance analysis. This paper concludes in Section 5.

2 RELATED WORK

The continuous increase in frequency and resources of clock maximize the power consumption. Hence, the several research studies focused on the minimization of clock power. This section discusses the issues in the topology design and constraints to minimize the power consumption. Due to the capability of storing the energy in the inductors, the resonant clock networks provide the power saving effectively. Hu et al. [6] proposed the first automated algorithm called resonant clock synthesis (ROCKS) including distributed LC tank placement and novel AC-based resonant grid buffer incremental placement optimization. Ahn et al. [7] employed the power reduction techniques called Dynamic Voltage Frequency Scaling (DVFS) on the resonant network to maximize the synergy effect for the reduction in power consumption. They proposed the two-phase synthesis algorithm with the inductor allocation problem and the resizing adjustable buffers. The utilization of swing inverters at clock port of 3 D models was higher. Esmaili et al. [8] introduced the new FF for low swing LC resonant clocking scheme which reduced the swing inverters effectively. The high-frequency supply voltage VCC drop in LC models affected the operational performance and energy efficiency when they were used in the design of microprocessors. While the ion deposited charges are constant, the diminishing of drive currents make the circuits vulnerable to soft errors called Single Event Effects (SEE). The Radiation Hardening by Design (RHBD) approaches mitigated the soft error vulnerabilities effectively. Chellappa et al. [1] described the RHBD Clock Distribution Network (CDN) that synchronized the signals by using the Integrated Circuits (IC) in the presence of Single Event Transistors (SET). The RHBD utilized the techniques to reduce the jitter and detected the error due to SET. An effective layout design is a major requirement to reduce the error rate. Lilja et al. [2] performed alpha, neutron and heavy ion single event measures on the hardened Flip-Flop (FF) design in bulk CMOS technology. The layout optimization involved the analysis, design and the simulation of conventional FF design.

The inclusion of alpha and proton particles did not introduce the errors in clock networks. But, the participation of heavy ions caused the huge size errors in buffered clock tree structure. Wang et al. [9] presented and evaluated the two type of clock networks such as clock meshes and the buffered clock tree. They achieved more robustness to SET with the high-protection of buffered clock tree. The significant reduction in power consumption with power density and timing slack require the clock mesh and synthesis approaches. Lu et al. [10] performed post-placement stage with three major steps as feasible region construction, mesh grid wire generation and placement and incremental register placement. The buffers post placement significantly reduced the power dissipation, wire length and timing slack. The introduction of dynamically adaptive clock distribution models mitigated the effects of high-frequency voltage. Bowman et al. [11] integrated the tunable length delay before clock distribution. The prevention of degradation in timing margin by tunable length delay models allowed the sufficient response time for dynamic adaptation. The functional faults occur in CDN due to the effect of clock skew variations on timing margin. To overcome this problem, Abdelhadi et al. [12] presented an algorithm which combined the non-uniform meshes and Un-Buffered Tree (UBT). They tested the proposed UBT with the circuits from ISCAS89 benchmark suite and compared with the various mesh optimization works. Sassone et al. [13] analyzed the clock skew variations due to the non-uniform temperature profiles in a tree based CDNs. The low voltage operation of CDN induced the Process, Voltage, and Temperature (PVT) variation problem.

The alteration in radiance effects and the abnormal behavior in the system required the representation of signal by the CDNs. Chipana et al. [14] analyzed the two types of CDN to investigate the sensitivity to the radiation threats. The comparison between the clock mesh and clock tree showed that the clock mesh has the higher sensitivity to the radiation threats. The achievement of good Q-factor was dependent on the winding resistance and the nearby inductive coupling. Physical constraints and the increase in area overhead limited the applicability of high-volume microprocessors. With maintenance of low clock skew, the resonant global CDN efficiently reduced the clock distribution power. Sathe et al. [15] implemented dual mode feature to minimize the area and average power dissipation for maximum constrained performance. The implementation of a core in conventional and resonant mode at frequencies higher

{\text{A. SRIDIVI, V. LAKSHMIPRABHA: DLWUC: Distance and Load Weight Updated Clustering-Based Clock Distribution for SOC Architecture}}
than the natural frequency achieved the energy-efficient clocking. The increase in a number of pipeline stages maximized the number of FF and power consumption in two-mode operation. Sitik et al. [5] proposed the Low-Swing (LS) clocking methodology by using the circuit and algorithmic innovations. The primary components involved in the LS strategy were novel D-FF and the clock tree synthesis algorithm to satisfy the timing constraints. They proposed LS-DFF cell to maintain the clock-to-Q delay with the power saving capabilities. Sitik et al. [16] introduced the Fin-FET-based LS methodology for a preservation of dynamic power to minimize the above three negative issues. With the scaled performance constraints, the FinFET models improved the dynamic power savings compared to conventional LS strategies. The factors limited LS applicability such as degradation in skew performance, power, data timing that initiated the Full-Swing (FS) topologies. The building of industrial Clock Tree Synthesis (CTS) required the optimization process for the conversion of FS. Sitik et al. [17] introduced the optimization method to reduce the clock switching power under skew bound. The introduction of heuristic optimization process kept the skew level of LS topology with the same skew budget originated from FS topology.

The presence of variations in the clock mesh or tree topologies caused the skew mismatches and the sorting of branches was the important task to reduce the mismatch problem. The research studies discussed yet did not cover the multi-corner analysis (sorting of branches) that provided the remarkable robustness against the variations in PVT. Sitik et al. [18] discussed the multi-voltage domain clock mesh designs based on a multi-corner analysis. The incompatible voltage levels of the clock drivers made the multiple voltage domain spanning infeasible. The matching of skew among the isolated meshes with the pre-mesh tree synthesis was the major requirement to tolerate the PVT variations. Predictive MOSFET models were the major requirement in the circuit design and co-optimization research studies. Sinha et al. [19] developed the predictive technology model files for sub-20nm multi-gate transistors. The 2011 ITRS roadmap integrated with the earlier stage silicon results were obtained based on the MOSFET scaling theory. The Power Mode Aware Buffers (PMAB) removed the clock skew effectively. Chou et al. [3] presented the new PMAB architecture with two sub-modules serially connected buffers under different voltage levels. The low-voltage level was used to remove the clock skew in front side sub-PMA module and the high voltage level removed the clock skew problem in back side sub-PMA. With an account of internal and external noise sources and associated filtering properties, Phase Locked Loops (PLLs) provided the best jitter performance. Kuan et al. [20] proposed the loop gain optimization technique for PLL to attain the loops gain automatically for jitter minimization. They discussed the impact of loop latency on the stability and provided the good agreement compared to behavioral simulations. The development of dedicated ICs extends its applicability to the real-time system creation i.e. neuromorphic system. Scholze et al. [21] considered the bandwidth requirements with the density of large size components involved. They presented the VLSI realization on System on Chip (SoC) to improve the throughput of the system. Support of wide range of radio standards and the high energy efficiency were the major requirements for Multiprocessors Systems-on-Chip (MPSoC).

The single Phase Locked Loop (PLL) was not suitable for the design of MPSoC due to the huge power management techniques and the clock quality demands. Hence, the low chip area and low-power All Digital Phase Locked Loops (ADPLL) provided an alternative solution. Höppner et al. [4] presented the ADPLL clock generator for Globally Asynchronous and Locally Synchronous (GALS) multiprocessors. With the consideration of low circuit design complexity, the evolution of bang-bang ADPLL supported the clock generation for high-speed links and memory interfaces that required the minimum jitter as mandatory. Höppner et al. [22] presented the Built-In Self-Calibration (BISC) to minimize the jitter for ADPLL circuits. On the basis of the addition of monitoring phase frequencies detector with the tunable cells allowed the on-chip binary comparisons. The adaptation of ADPLL filter coefficients efficiently minimized the jitter against PVT variations. Jeon et al. [23] enhanced the Clock and Data Recovery (CDR) jitter performance with the inherent Bang-Bang Phase Detector (BBPD). The adaptive adjustment loop gain on the basis of estimated jitter spectrum provides the PVT insensitive and power loop gain. They performed the jitter tolerance tests to show the effective tracking of low-frequency and filtering of high-frequency simultaneously. Jang et al. [24] proposed the ADPLL with phase frequency detector tracking of optimal loop gain for the low jitter. The formulation of autocorrelation function denoted the operating state of ADPLL on either non-linear or random noise regime. The employment of an adaptive loop gain controller and digital loop filter provided the automatic adjustments and the loop latency reduction.

The similar properties of input / output waveform caused the time modeling of clock buffers as the challenging task compared to logical gates. Traditionally, look-up table approaches were used to obtain the buffer timing against the capacitance effects. Sitik et al. [25] proposed the timing estimation scheme that modeled the delay and skew variations as the linear equations. The linear-equation-based timing model provided the significant reduction in error rates and bypassed the costly LUT-based approaches.

**Clock Distribution Problems in SOC environment:**

- The Single Event Error (SEE) rates were high [9] due to the strong dependence of single event sensitivity.
- The conventional LS strategies [5] faced the trade-off issues in three dimensions such as dominant leakage power, more insertion delay and difficulties in driving DFF sinks.
- The multiple power mode operation significantly reduced the power consumption effectively. But, the clock skew minimization was difficult [19].
- The single PLL was unsuitable for the design of MPSoC due to the huge power management techniques [21] and the clock quality demands.

The detailed study of traditional CDN topologies conveyed that the trade-off between the clock provision
and load balance was required. A large number of buffer incorporation and the grouping of FFs were the major requirements to provide the necessary trade-off. Hence, the placement and the localization were the important issues in the trade-off provision.

3 DISTANCE AND LOAD WEIGHT UPDATED CLUSTERING

The proposed distance and load weight update processes are helpful to predict the suitable position for the buffer to distribute the clock signal. In general, the clock tree topology contains two sections such as High-to-Low (HL) and Low-to-High (LH) as in Fig. 1.

The HL and LH converters are the buffers that convert the incoming clock signal from high to low swing and vice versa respectively. The low voltage clock signal applied to the chip ensures the low-power distribution network. When the signal passes through the network, the utilization of intermediate buffers is responsible for regeneration and the slew rate maintenance. The buffer insertion in post routing phases causes the delay and jitter values are maximum and hence the positioning and localization of buffer is the necessary stage to reduce them. The major criterion for the buffer insertion is the faster slew rate of input and sink node compared to given specification. The faster slew rate limits the slope effect of delay and controls the short-circuit power effectively. The major objective of this paper is to find out the location of buffer and the estimation of power dissipated is the prior task to location prediction. The total power dissipated includes two components as

- Power dissipated by the buffers in the tree ($P_b$)
- Power dissipated by the wires ($P_w$).

The location of buffers has a serious impact on the power dissipation significantly discussed as follows:

- Number of buffers at the lowest stage of tree and the transistors utilization increases the power dissipation
- The wire downstream operation on low swing increases the consumption of power per unit length of wire.

The insertion of buffer into the tree offers the separation of clock tree and it serves as the capacitance, separators for phase delay reduction. The pulsed latch designs offer the timing verification and minimum power consumption effectively. The high-level synthesis is the major requirement to adopt the pulsed latches in the design flow. The pulse generator is responsible for clock pulse and it consumes more power than the latches and buffer. The connection between the latches and buffer at the limited position and the communication between the nearby buffers forms the tree based network. There are three patterns in the clock generation listed as follows:

- Separate pulse generation for each block (Small load and large power consumption)
- Single-pulse generation for overall FFs (large load and small power consumption)
- Separate clusters of pulse generation (small load and small power consumption).

Case i: Small load and large power consumption:
The load of each pulse generator is small in this case. But, the large number of pulse generators cause the high power consumption.

Case ii: Large load and small power consumption:
The utilization of single pulse generator to drive the latches efficiently reduces the power consumption with the reduction of driver capacitance. The maximum fan-out constraint and the heavy output load degrade the clock pulsed waveform.

Case iii: Small load and small power consumption:
The replacement of pulse generators with small size reduces the power consumption.

Since the clock pulse is sensitive to output load, the control of pulse generator load is necessary to prevent degradation in pulse. The factors considered to control the load of pulse generator are minimum driving load compared to tolerable load and the smaller pulsed latches than the maximum fan-out. The power consumption in pulsed latch circuits is higher and hence the reduction of pulse generator power is the critical issue in CDN design.

Problem formulation: The total capacitance of the clock tree contains interconnect, register and buffer. The register capacitance is certain in nature and the buffer capacitance is determined based on the skew and slew requirements. A number of buffers insertion at the leaf level of tree offers the effective tuning in delay of operation in components and thus skew is reduced.

Hence, the clustering of components limits the number of buffers in leaf level, skew and interconnect capacitance. The analysis of the amount of wire length reduction is the quantification parameter for the quality of clustering algorithm. Hence, the power reduction problem is modelled as distance-based clustering to minimize the wire length as follows:

Input: A set of components $S_c = (c_1, c_2, ..., c_m)$ with the location $(x_{c_i}, y_{c_i})$ for component $c_i$.

Output: A set of clusters $S_C = (C_1, C_2, ..., C_m)$.

The center location of cluster $C_j$ is estimated by using the following equations:

$$x_{c_j} = \frac{\sum_{j=1}^{p} x_j}{p}, \quad c_j \in C_i, \quad j = 1, 2, ..., p$$ (1)
Objective: To minimize the total wire length at the leaf level of the clock tree by the mathematical formulation of wire length estimation is described as

\[ L_w = \sum_{j=1}^{m} \sum_{c_j \in C_i} \left( |x_{c_j} - x_{C_i}| + |y_{c_j} - y_{C_i}| \right) \]  

Subject to the following constraints

\[ C_i \neq 0, \ i = 1, 2, \ldots, m \]
\[ C_i \cap C_j = 0, \ i, j \in \{1, 2, \ldots, m\} \text{ and } i \neq j \]
\[ \bigcup_{i=1}^{m} C_i = S_c \]

With these constraints, this paper proposes the distance-based clustering and load balanced weight update of clustering to predict the best placement for buffer. Fig. 2 shows the workflow prior to the buffer placement in leaves of hybrid tree. Initially, the components and their placement details from the netlist are extracted for suitable position of buffer. Then, the distance between the components is computed. Based on the distance measures, the binary matrix with the indices of 0s and 1s that denotes the connection between the components is either present or absent. Then, the maximum number of 1s are measured and computed the index corresponds to count value.

The elements of the binary matrix are updated by neglecting the connected components. The component list is updated based on the matrix elements. Once the cluster matrix is formed, the weight value is updated based on load-partitioning. The index corresponding to the center portion is computed and it denotes the suitable position for buffers to distribute the clock signal. The major prior processes to find the position of buffers are listed as follows:

- Hybrid weighed distance
- Load partitioning based weight update.

### 3.1 Hybrid Weighed Distance

The sequence based representation serves as the base for initial floor plan. The floor plane layouts for pins and the components are formed using the Corner List (CL). The major properties of proposed algorithms are listed as follows:

- If there are \( n \) number of components placed into the floor plan region, then the \( (n + 1) \) number of corners exists only if the width of the modules is not same.
- If the two components are same in size, then they are regarded as a single component.

Fig. 3 shows the contest of example benchmark circuit called ISPD2010 CNS which contains several IP cores.

The iterative processes in proposed algorithm form the large cluster of registers in IP core. The presence of some empty clusters (no register chooses to join them) leads to failures. These failures arise due to the invalid conditions of (1) and (2). Hence, the center of the cluster is computed with the distance between the nearest neighbors. The mathematical formulation of distance is expressed as

\[ D = \sqrt{\Delta x^2 + \Delta y^2} \]  

where \( \Delta x, \Delta y \) – Component details with respect to the coordinates \((x, y)\). The distance between the current component to the nearest cell existing means the connection is established. The binary matrix is constructed by using 1’s and 0’s. The value 1 represents the possible connection existing between the components and 0 denotes the absence of connection. The cluster matrix is obtained from the component details by using the following algorithm.

---

A. SRIDEVI, V. LAKSHMIPRABHA: DLWUC: Distance and Load Weight Updated Clustering-Based Clock Distribution for SOC Architecture

Technical Gazette 25, 2(2018), 358-367
Hybrid Weighed Distance
Input: Component details ‘I’
Output: Cluster matrix ‘T’
Step 1: Calculate the distance (D) between the components and find the possible connection with the components by using (4)
Step 2: Estimate the nearest possible cells with (Dmin)
Step 3: Extract the components present on Dmin
Step 4: Create binary matrix for the location of components, ‘B’.
Step 5: Find Maximum number of value ‘1’ in that table and identify the index, ‘l’
Step 6: Extract the index connected to it, E = idx(B{l})
Step 7: Consider centroid of the cluster, C = l
Step 8: Update the binary table by neglecting the connected components by, B{l} = 0
Step 9: Update the cluster Matrix, Ti = {l, E} ∀(1 < i < N)
Step 10: Repeat from Step 3 to 7 until the binary table becomes zero.

Then, the algorithm estimates the nearest possible cells with the minimum distance value (Dmin). The components present on Dmin are extracted and then create the binary matrix. The maximum number of 1s that specify the connection between the components is measured and extracted index corresponds to the count where:

Then, the window limit to locate the components and buffers is defined by fitness function f(x) containing the average (A) and standard deviation (SD) of cluster matrix (T) as follows:

\[ A = \frac{\sum_{i=1}^{N} \sum_{j=1}^{M} T_{ij} \times W_{ij}}{M \times N} \] (6)

where M and N denote the row and column size of matrix

\[ SD = \sqrt{\frac{1}{M \times N} \sum_{i=1}^{M \times N} (T_{ij} - A)^2} \] (7)

f(x) = \{A, SD\}

3.2 Load Portioning Based Weight Update
The buffers placement at the center of clusters causes the higher wirelength that leads to delay and excessive power consumption. Hence, the prediction of optimal location for the buffer is the necessary process. The algorithm for load partitioning-based weight update is listed as follows:

Load partitioning based weight update
Input: Cluster matrix ‘T’
Output: Placement position ‘P’
Step 1: Estimate average value of cluster matrix by using (6)
Step 2: Estimate S.D. value of cluster matrix by using (7)
Step 3: Estimate the window limit as,

\[ W(x,y) = \sum_{i=1}^{2} \sqrt{(V - f(x))^2} \]

\[ f(x) = \{A, SD\} \]

Step 4: Calculate weight value of the extracted window limit as,

\[ W_l = e^{-\frac{W_{x,y}^2 + W_{y}^2}{2}} \]

Step 5: Update the cluster matrix according to weight value.

\[ CL_{xy} = T_{xy} \times W_l(W_x, W_y) \]

Step 6: Find distance for the cluster according to minimum cluster weight

\[ U(j,k) = \sqrt{(CL_{ij} - CL_{jk})^2} \]

\[ \min(CL) \]

Step 7: Find minimum cluster index as centroid,

\[ Cent_l = \frac{x - \text{mean(cent)}}{N} \]

Step 8: If (Cent_l < mean(cent)),

\[ P = Cent_l \]

End if;

The window limit to locate the components and buffers is defined by fitness function f(x) containing the average (A) and standard deviation (SD) of cluster matrix (T) as follows:
update the cluster matrix. Now, the distance estimation is again performed for the updated minimum cluster weight. The index that corresponds to the minimum distance is regarded as the necessary position to locate buffer. Fig. 5 and 6 show the locating of buffers with suitable positions to reduce the wire length and delay.

$$H = f(w_i, l_i, t_i, f_i, C_l) \forall i$$ (9)

The total number of nodes handling by the hybrid tree topology is more than the traditional $H$-tree architecture that leads to large components handling with minimum wire length and delay.

4 PERFORMANCE ANALYSIS

This section discusses the effectiveness of the proposed DLWUC algorithm with the benchmark circuits of ISCAS`89 and ISPD 2010 [26] and ISCAS`89 [27]. The ISCAS`89 includes the 31 digital sequential circuits that are distributed on tape to the sequential test generation participants. There are two files in the ISCAS`89 such as generic gate level netlist and equivalence collapsed faults. The proposed DLWUC offers the significant reduction in the following parameters: wirelength (nanometer), channel width (nanometer) and delay (nanoseconds) compared to the traditional clustering methods [28, 29] for the benchmark circuits CKT1 to CKT10 as shown in Tab. 1, 2 and 3 respectively.

**Table 1** Wirelength analysis

<table>
<thead>
<tr>
<th>CKT</th>
<th>Traditional Clustering</th>
<th>DLWUC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>23</td>
<td>18</td>
</tr>
<tr>
<td>2</td>
<td>25</td>
<td>21</td>
</tr>
<tr>
<td>3</td>
<td>26</td>
<td>20</td>
</tr>
<tr>
<td>4</td>
<td>26</td>
<td>23</td>
</tr>
<tr>
<td>5</td>
<td>21</td>
<td>19</td>
</tr>
<tr>
<td>6</td>
<td>20</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>19</td>
<td>13</td>
</tr>
<tr>
<td>8</td>
<td>17</td>
<td>14</td>
</tr>
<tr>
<td>9</td>
<td>21</td>
<td>17</td>
</tr>
<tr>
<td>10</td>
<td>15</td>
<td>11</td>
</tr>
</tbody>
</table>

**Table 2** Channel width analysis

<table>
<thead>
<tr>
<th>CKT</th>
<th>Traditional Clustering</th>
<th>DLWUC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>78</td>
<td>73</td>
</tr>
<tr>
<td>2</td>
<td>82</td>
<td>77</td>
</tr>
<tr>
<td>3</td>
<td>85</td>
<td>78</td>
</tr>
<tr>
<td>4</td>
<td>85</td>
<td>81</td>
</tr>
<tr>
<td>5</td>
<td>74</td>
<td>68</td>
</tr>
<tr>
<td>6</td>
<td>73</td>
<td>70</td>
</tr>
<tr>
<td>7</td>
<td>70</td>
<td>64</td>
</tr>
<tr>
<td>8</td>
<td>68</td>
<td>64</td>
</tr>
<tr>
<td>9</td>
<td>74</td>
<td>69</td>
</tr>
<tr>
<td>10</td>
<td>62</td>
<td>58</td>
</tr>
</tbody>
</table>

**Table 3** Delay Analysis

<table>
<thead>
<tr>
<th>CKT</th>
<th>Traditional Clustering</th>
<th>DLWUC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>26.4</td>
<td>21.82563</td>
</tr>
<tr>
<td>2</td>
<td>25.8</td>
<td>22.43196</td>
</tr>
<tr>
<td>3</td>
<td>25</td>
<td>20.35503</td>
</tr>
<tr>
<td>4</td>
<td>25.4</td>
<td>20.48353</td>
</tr>
<tr>
<td>5</td>
<td>26</td>
<td>23.87316</td>
</tr>
<tr>
<td>6</td>
<td>26</td>
<td>21.13314</td>
</tr>
<tr>
<td>7</td>
<td>27</td>
<td>24.33837</td>
</tr>
<tr>
<td>8</td>
<td>26.5</td>
<td>22.55228</td>
</tr>
<tr>
<td>9</td>
<td>29</td>
<td>24.55861</td>
</tr>
<tr>
<td>10</td>
<td>27</td>
<td>23.12255</td>
</tr>
</tbody>
</table>

The circuits CKT1-CKT6 are created using the ISCAS`89 to validate the number of buffers requirement (Power Mode Aware Buffers (PMAB), Clock Buffers (CKB) and Delay Buffers(DLB)) [3]. The ISPD 2010 benchmark circuits used to validate the effectiveness of proposed algorithm over the existing obstacle avoiding...
[30], clustering-based Clock Tree Synthesis (CTS) models [28, 29]. The comparative analysis shows that the proposed algorithm efficiently achieves the reduction in wirelength, skew and power consumption effectively.

### 4.1 Buffer Analysis

The comparison between the existing Multi-mode Power Aware Buffer (MPAB), Integer Linear Programming (ILP) and proposed DLWUC regarding the buffer utilization shows the reduction due to the load portioning based weight update. Tab. 4 presents the comparative analysis regarding the buffer consumption in existing and proposed DLWUC model.

The hybrid weight based clustering and load portioning based weight update reduce the number of delay buffers into 2 and 4 for CKT3 and CKT6. In existing methods, the ILP provides the significant reduction in DLB compared to MPAB. But, the modification in clustering based on the load partition-based weight update in proposed work reduces the DLB by 33.33 and 20 % for CKT3 and CKT6.

### 4.2 Clock Latency Analysis

The comparison between the existing Multi-mode Power Aware Buffer (MPAB), Integer Linear Programming (ILP) and proposed DLWUC methods regarding the clock latency analysis shows that the proposed DLWUC offers the significant reduction in the minimum and maximum values (ns). Tab. 5 presents the comparative analysis regarding the clock latency in existing and proposed DLWUC model.

In existing methods, the ILP provides the minimum latency values compared to conventional PMAB (CONV), MPAB. The DLWUC is further reduced clock latency value due to the hybrid methods. For example, the minimum and maximum clock latency values for CKT1 are 14.6 and 14.89 ns. But, the latency values for DLWUC are 10.72 and 15.63 ns which are 26.58% less and 4.73% more compared to ILP method. For other circuits (CKT6), the proposed DLWUC provides 10.72 and 12.18 ns that are 26.58 and 18.2% less compared to ILP models.

### 4.3 SPL Analysis

This section discusses the comparative analysis of Skew (pico seconds (ps)), Power (in terms of capacitance limit (pico Farad)) [31] and Latency (pico seconds (ps)) (SPL) variations for existing obstacle avoiding, clustering and K-means based CTS models with the proposed DLWUC. The 10f01 and 10f02 circuits from the ISPD 2010 benchmark are used to validate the performance of proposed and existing models. Tab. 6 lists the SPL variations for 10f01 circuits.

In existing models, the GSR consumes 142.847 (10^3 pF) with the latency of 763.59 ps which is less compared to other models. The efficient wirelength reduction by using the proposed hybrid methods further reduces the power into 125.309 (10^3 pF) with the latency of 753.25 ps. The comparison states that the power consumption and latency are reduced by 12.27 and 6.32 % compared to GSR models respectively for 10f01 circuit.

![Graph showing Skew and Power variations](image)

---

**Table 4 Buffer consumption analysis**

<table>
<thead>
<tr>
<th>Benchmark Circuits</th>
<th>MPMA3</th>
<th>MPMAB</th>
<th>ILP</th>
<th>DLWUC</th>
</tr>
</thead>
<tbody>
<tr>
<td>CKT1</td>
<td>2</td>
<td>9</td>
<td>6</td>
<td>2</td>
</tr>
<tr>
<td>CKT2</td>
<td>2</td>
<td>34</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>CKT3</td>
<td>2</td>
<td>10</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CKT4</td>
<td>2</td>
<td>12</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CKT5</td>
<td>2</td>
<td>30</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>CKT6</td>
<td>2</td>
<td>9</td>
<td>66</td>
<td>2</td>
</tr>
</tbody>
</table>

**Table 5 Clock latency analysis**

<table>
<thead>
<tr>
<th>Benchmark Circuits</th>
<th>CONV</th>
<th>MPMA3</th>
<th>ILP</th>
<th>DLWUC</th>
</tr>
</thead>
<tbody>
<tr>
<td>CKT1</td>
<td>13.2</td>
<td>13.5</td>
<td>0.16</td>
<td>14.53</td>
</tr>
<tr>
<td>CKT2</td>
<td>13.26</td>
<td>13.56</td>
<td>0.72</td>
<td>14.53</td>
</tr>
<tr>
<td>CKT3</td>
<td>8.86</td>
<td>9.16</td>
<td>0.16</td>
<td>9.72</td>
</tr>
<tr>
<td>CKT4</td>
<td>16.53</td>
<td>16.8</td>
<td>0.12</td>
<td>19.3</td>
</tr>
<tr>
<td>CKT5</td>
<td>8.81</td>
<td>9.1</td>
<td>0.26</td>
<td>21.22</td>
</tr>
<tr>
<td>CKT6</td>
<td>13.2</td>
<td>13.5</td>
<td>0.15</td>
<td>13.99</td>
</tr>
</tbody>
</table>

**Table 6 Comparative analysis of SPL for 10f01**

<table>
<thead>
<tr>
<th>Methods</th>
<th>Skew (ps)</th>
<th>Power (10^3 pF)</th>
<th>Max. Latency (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Obstacle Avoiding</td>
<td>45.22</td>
<td>194.024</td>
<td>798.97</td>
</tr>
<tr>
<td>Clustering</td>
<td>79.19</td>
<td>151.777</td>
<td>791.25</td>
</tr>
<tr>
<td>KMR</td>
<td>30.67</td>
<td>153.885</td>
<td>756.28</td>
</tr>
<tr>
<td>KSR</td>
<td>46.81</td>
<td>146.083</td>
<td>779.67</td>
</tr>
<tr>
<td>GSR</td>
<td>34.67</td>
<td>142.847</td>
<td>763.59</td>
</tr>
<tr>
<td>DLWUC</td>
<td>31.27</td>
<td>125.309</td>
<td>753.25</td>
</tr>
</tbody>
</table>

---
In existing models, the GSR consumes 267.875 (10³ pF) with the skew of 50.15 ps which is less compared to other models. The efficient wirelength reduction by using the proposed hybrid methods further reduces the power into 218.826 (10³ pF) with the skew of 37.11 ps. The comparison states that the skew, power consumption and latency are reduced by 26 and 18.31 % compared to GSR models respectively for 10fF circuit.

5 CONCLUSION AND FUTURE WORK

The issues in the CDN-driven IC fabrication with high-speed processors are discussed in this paper. The reliable LS clock achievement with minimum power consumption is the highly challenging task in the CDN-based topologies in the IC fabrication process. The high clock skew variations and the maximum value of insertion delay degraded the driven ability adversely. The novel DLWUC model proposed in this paper integrated the logical components based on the distance value estimation. The periodical update of load weight and the construction of distance matrix with the ascending order provide the projection space for the labelled form. The clustering performed by the updated weight value and the placement of buffer exactly at the center achieves the LS clock to reduce the power consumption effectively. The hybrid-tree construction to the clustered result improves the driving abilities of CDN that minimize the clock skew variations effectively. The comparison between the proposed DLWUC with the existing topologies in terms of skew, power and latency assures the effectiveness of proposed work in SOC architecture. The new way of buffer placement discussed in this paper extends into Network-on-Chip (NoC) architecture in future to optimize the register utilization and traffic minimization based on connectivity details.

6 REFERENCES


Contact information:

A. SRIDEVI, Professor, Corresponding author
ECE department, SreeSakthi Engineering College,
839/1-D, Bettathapuram, Pudur, Karamadai,
Coimbatore - 641 104, Tamil Nadu, India
asrideviresearch@gmail.com

Dr. V. LAKSHMIPRABHA, Principal
Government College of Technology,
Coimbatore, Tamil Nadu, India