A ΔΣ Modulator Automated Synthesis Tool for Wireless Standards

Houda DAOUD, Samir Ben SALEM, Sawssan LAHIANI, Mourad LOULOU

Abstract: This paper presents the prediction of single-bit discrete-time feed-forward Delta-Sigma (DT FF ΔΣ) modulators performance for wireless standards with the use of two methods. The presented work uses the MAPLE tool and a new design automation tool to estimate the performance of different DT FF ΔΣ modulators topologies intended for low power consumption systems. The proposed tool is based on synthesis algorithm, which takes advantage of analytical models of both FF ΔΣ modulator and operational transconductance amplifier (OTA) performance. By defining the required specifications, the proposed synthesis tool is capable to find the predictive performance of both the modulator topology and the required OTA building block for future process. A Graphical User Interface is programmed to easily present some designed circuits examples.

Keywords: DT FF ΔΣ modulators performance prediction; ΔΣ modulator and OTA performance modelling; design automation; programmed Graphical User Interface; wireless standards

1 INTRODUCTION

Among the diversity of Delta-Sigma (ΔΣ) modulators architectures, feed-forward Delta-Sigma (FF ΔΣ) modulators have become the most used architectures to meet the requirements of wireless communication systems [1]. In fact, it has recently become very popular to feedforward the input signal in wideband ΔΣ modulators, so that the integrators only process quantization errors, the advantage being that the actual signal is not distorted by operational amplifier and integrator nonlinearities [2]. In addition, the benefits of these topologies are their abilities to achieve high resolutions with a decrease in power consumption [3]. The trend of designing low power ΔΣ modulators using upcoming CMOS Nano-process has been growing rapidly in recent years [4]. Designers usually require much time to select the best ΔΣ modulator architecture with the appropriate process node, to determine its performance and to acquire the desired operational transconductance amplifier (OTA) circuits. The time spent for designing is very long and needs a lot of experience. Thus, new tools for ΔΣ modulators are required for unskilled designers.

In front of the increasing complexity of ΔΣ modulators, several studies proposed many tools [5, 6]. Medeiro proposed a high-level specifications tool. His tool has used an equation-based approach at the modulator level and a simulation-based approach at the cell level. It has only supported single-loop ΔΣ modulators and the simulation has taken a lot of time [7]. Tang and Doboli presented a topology-synthesis methodology which gives all possible topologies under various design considerations for single-loop single-bit ΔΣ modulators [8]. However, the ΔΣ modulator topology performance is strongly affected by the non-idealities of the building blocks, therefore, the implementation is even more difficult in nanometer CMOS technologies. For this reason, it is recommended to ameliorate or to present other ΔΣ modulators structures with high performances that satisfy the specifications of new standards.

Given the frequent use of submicron CMOS process for low power ΔΣ modulators design, the aim of this work is focused on the prediction of different structures of DT FF ΔΣ modulators performance with process scaling for various mobile telecommunications standards.

In this context, this paper proposes a novel helpful approach for the synthesis of low power FF ΔΣ modulators with Nanometric CMOS process. Some equations models linking the FF ΔΣ modulator performance to the design and the technological parameters are developed. Then, a Graphical User Interface (GUI) is programmed in which the user can get access to additional interfaces for different tasks. The next Section details the procedure of NanoCMOS ΔΣ modulators performance prediction including the modeling of ΔΣ modulator and OTA performance and the use of the MAPLE tool. The following Section presents the design automation approach and the proposed synthesis algorithm. Some design examples are provided afterwards in order to show the operation of the system. Finally, the conclusions drawn from this work and possible future works are presented.

![Figure 1 Prediction flowchart of FF ΔΣ modulators performance](https://doi.org/10.17559/TV-20160803192550)
2 PROCEDURE OF NANOCMOS FF ΔΣ MODULATORS PERFORMANCE PREDICTION

In this Section, a prediction flowchart is introduced to detail the different steps to acquire predictive FF ΔΣ modulators performance. As it can be seen from Fig. 1, firstly, we fix the specifications including the wireless standard, the CMOS process node, the power consumption and the $F_S$. Secondly, by varying the order of the FF ΔΣ modulator, we opt for its architecture. Taking both design and technological parameters into consideration, some equations models related to FF ΔΣ modulator and OTA performance could be developed. Finally, the performance of FF ΔΣ modulators architectures and the required OTA circuit performance are predicted for future process.

2.1 Modelling of FF ΔΣ Modulator Performance

Currently, designers focus on DT FF ΔΣ modulators design for submicron process to meet the requirements of new wireless communications systems [9]. Our objective consists of predicting the performance of several single-bits DT FF ΔΣ modulators structures namely the signal-to-noise ratio (SNR), the resolution (ENOB), the power consumption ($P_{\text{max}}$) and the figure of merit (FOM) for wireless standards. To estimate this performance, the selected FF ΔΣ modulator architecture should be modelled accurately. When modelling, we suppose that the errors caused by non idealities affecting the analog building blocks are neglected.

2.1.1 Signal to Noise Ratio (SNR)

The SNR is the most used criterion to characterize the modulator performance. In fact, the SNR which represents the ratio between the input signal power ($P_S$) and the quantization noise power ($P_Q$) is defined by the following equation:

$$\text{SNR} = 10 \cdot \log \left( \frac{P_S}{P_Q} \right) = 10 \cdot \log \left( \frac{U_{\text{max}}^2}{2P_Q} \right),$$

(1)

$U_{\text{max}}$ presents the maximum voltage of the signal applied to the modulator input. It is given by Eq. (2):

$$U_{\text{max}} = V_{\text{ref}} \cdot \text{OL},$$

(2)

$\text{OL}$ and $V_{\text{ref}}$ represent respectively the overload and the reference voltage. The quantization noise power is given by the following relationship [10]:

$$P_Q = \int_{-\frac{\Delta}{F_S}}^{\frac{\Delta}{F_S}} \left| \frac{\Lambda}{12} \cdot \left( \frac{\pi^{2L}}{2L + 1} \right) \right|^2 \text{d}f,$$

(3)

where $\Lambda$, $F_S$ and $\text{NTF}$ are respectively the quantization step, the $F_S$ and the noise transfer function. $P_Q$ varies from one modulator architecture to another. If we use a $L$th-order ΔΣ modulator architecture where its $\text{NTF}$ is in the form of $(1 - z^{-1})^2$, Eq. (3) is approximately rewritten as follows:

$$P_Q = \frac{1}{12} \cdot \left( \frac{\pi^{2L}}{2L + 1} \right) \cdot \left( \frac{\Delta^2}{F_S} \right),$$

(4)

where $L$ and $\text{OSR}$ are respectively the order and the over sampling ratio. The quantization step $\Delta$ is given by:

$$\Delta = \frac{V_{\text{ref}}}{2^B - 1},$$

(5)

where $V_{\text{ref}}$ and $B$ are the full scale voltage and the quantizer bits number. For a $N$-stage cascaded ΔΣ modulator architecture, the quantization noise power can be approximated to Eq. (6):

$$P_Q = d_{2N-3}^2 \cdot \left( \frac{\Delta^2}{12} \right) \cdot \left( \frac{\pi^{2L}}{2L + 1} \right) \cdot \text{OSR}^{2L + 1},$$

(6)

with $d_{2N-3}$ being the digital coefficient of the $N$th-stage ΔΣ modulator.

2.1.2 Effective Number of Bits (ENOB)

The quantization levels number of a conversion system is defined by the effective number of bits (ENOB) or resolution. The resolution is expressed as [11]:

$$\text{ENOB} = \frac{\text{SNR}(\text{dB}) - 1.76}{6.02}.$$

(7)

2.1.3 Power Consumption

Given the increasing number of both the portable equipment and the functional blocks integrated on the same chip, low power consumption of a ΔΣ modulator is an important property. In this work, we aim to design a modulator structure where the power consumption of the used comparator is very low. In [12], Feldman assumes that the power dissipated in a switched capacitor integrator is that which is required to charge and discharge the sampling capacitor $C_S$. Then, the required power consumption of the modulator can be approximated to Eq. (8):

$$P_{\text{mod}} \gg \sum P_{\text{integ}} \gg \sum \left( V_{\text{dd}} \cdot C_S \cdot F_S \right).$$

(8)

$V_{\text{dd}}$, $C_S$ and $F_S$ are respectively the supply voltage, the sampling capacitor and the $F_S$.

2.1.4 Signal bandwidth (BS)

It is the frequency band on which the ΔΣ modulator may be used. It can be written in the following form [11]:

$$BS = \frac{F_S}{2 \cdot \text{OSR}}.$$

(9)

2.1.5 Figure of Merit (FOM)

The FOM compares the performance of various ΔΣ modulators. It is given by the following expression [13]:
where $BS$ is the signal bandwidth.

### 2.2 Modelling of OTA Performance

The most important block in the DT FF ΔΣ modulator structure is the OTA circuit which has a great impact on modulators performance. Thus, the designer should use a suitable OTA topology to realize robust ΔΣ modulators. In this work, we focus on finding a relationship between ΔΣ modulator and OTA performance. The main OTA performance which may directly affect the operation of ΔΣ modulator are the DC gain ($A_{dc}$), the gain-bandwidth product ($GBW$) and the Slew Rate ($SR$).

#### 2.2.1 DC Gain Requirement

The settling error at the output of the OTA circuit, resulting from the finite open loop DC gain $A_{dc}$ is approximately given by [14-15]:

$$e_0 = \frac{1}{1 + (\beta_i \cdot A_{dc})} \approx \frac{1}{\beta_i \cdot A_{dc}}, \quad (11)$$

where $\beta_i$ is the feedback factor.

The OTA circuit will be used in a data converter with ENOB bits accuracy and it must amplify signals to within half least significant bits (LSB) of the ideal value [14]. Therefore, the required OTA DC gain can be obtained to meet the accuracy requirement of the ADC circuit. It is given by the following expression:

$$A_{dc} \geq 2^{(\text{ENOB}+1)} \beta_i, \quad (12)$$

The minimum required DC open loop gain can be expressed as:

$$A_{dc} = \frac{2^{(\text{ENOB}+1)}}{\beta_i}, \quad (13)$$

#### 2.2.2 Gain-Bandwidth Product Requirement

For a single pole system, where the OTA settling requirement is ENOB bits, the output settles to ENOB in the sampling time period $T_S$ if [16]:

$$\frac{T_S}{\tau} \approx 2^{-\text{ENOB}}, \quad (14)$$

where $\tau$ and $T_S$ are respectively the settling time constant and the $T_S$. Eq. (15) describes the settling time constant where $C_f$ is the integration capacitor and $\beta_i$ is the feedback factor which is detailed in Eq. (16) [17].

$$\tau = \frac{1}{\beta_i \cdot GBW}, \quad (15)$$

It leads to the following requirement for the $GBW$ using Eq. (14) and Eq. (15):

$$GBW \geq ENOB \left( \frac{\ln(2)}{\beta_i \cdot T_S} \right). \quad (17)$$

The minimum required OTA $GBW$ is given by Eq. (18):

$$\text{GBW}_{min} = F_S \cdot ENOB \left( \frac{\ln(2)}{\beta_i} \right). \quad (18)$$

#### 2.2.3 Slew Rate Requirement

It is assumed that the OTA integrator is a first order system, the maximum variation of the circuit response is given by the following expression [18]:

$$\frac{d}{dt} (V_o(t)) \big|_{t=0} = g_1 \left( \frac{V_{in,max}}{\tau} \right), \quad (19)$$

where $g_1$ and $V_{in,max}$ are respectively the integrator gain and the maximum input voltage. Regarding the settling error, in the case of:

$$SR \geq \frac{C_S}{\tau} \cdot V_{in,max}, \quad (20)$$

there is no Slew Rate limitation and the integrator output will be linearly settled. From Eq. (20), the minimum required OTA $SR$ is obtained:

$$SR_{min} = \frac{C_S}{\tau} \cdot V_{in,max}. \quad (21)$$

Using Eq. (14), the minimum required Slew Rate is rewritten as:

$$SR_{min} = F_S \cdot ENOB \cdot \frac{C_S}{C_f} \cdot V_{in,max} \cdot \ln(2), \quad (22)$$

where $V_{in,max} = V_{ref} \cdot OL$. The $V_{ref}$ voltage value is chosen very close to the OTA circuit output swing in order to increase the ΔΣ modulator input swing.

Referring to Eq. (13), Eq. (18) and Eq. (22), it can be noted that the OTA performance depends on the ΔΣ modulator performance ($ENOB$, $OL$, analog coefficient), the selected $F_S$ and the CMOS process node ($V_{dd}$). The prediction of the required OTA circuit performance for each provided ΔΣ modulator architecture can be an important key to success.
2.3 Prediction of FF $\Delta$Σ Modulator Performance through Maple Tool

The presented work aims to estimate different FF $\Delta$Σ modulators structures used for low and high-speed applications. The prediction is limited to single-bit FF $\Delta$Σ modulator topology whose quantizer is a single-bit one ($B = 1$). Therefore, according to the literature, we fix some standards summarized in Tab. 1 [19-21]. During this phase, to project some FF $\Delta$Σ modulators performance predictions for low power systems, we choose a decreasing power consumption estimated less than 1mW and a variable $F_S$ using future CMOS process (Tab. 2). Tab. 2 presents supply voltages predicted for each process node using the Bisquare Weights method described in [22].

<table>
<thead>
<tr>
<th>Standards</th>
<th>Signal bandwidth (MHz)</th>
<th>Resolution (Bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GSM</td>
<td>0.1</td>
<td>13</td>
</tr>
<tr>
<td>Bluetooth</td>
<td>1</td>
<td>10-12</td>
</tr>
<tr>
<td>UMTS</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>WCDMA</td>
<td>3.84</td>
<td>9-12</td>
</tr>
<tr>
<td>DVB-H</td>
<td>7.6</td>
<td>9-10</td>
</tr>
<tr>
<td>WLAN</td>
<td>10</td>
<td>8-10</td>
</tr>
<tr>
<td>WIMAX</td>
<td>20</td>
<td>7-10</td>
</tr>
</tbody>
</table>

Table 2 Specifications

<table>
<thead>
<tr>
<th>Process nodes (nm)</th>
<th>Power consumption (mW)</th>
<th>Sampling frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>22/0.68</td>
<td>0.1</td>
<td>20 ≤ $F_S ≤ 520$</td>
</tr>
<tr>
<td>32/0.76</td>
<td>0.2</td>
<td></td>
</tr>
<tr>
<td>45/0.86</td>
<td>0.3</td>
<td></td>
</tr>
<tr>
<td>65/1.2</td>
<td>0.4</td>
<td></td>
</tr>
<tr>
<td>90/1.2</td>
<td>0.5</td>
<td></td>
</tr>
<tr>
<td>130/1.4</td>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>180/1.5</td>
<td>0.7</td>
<td></td>
</tr>
<tr>
<td>250/2.5</td>
<td>0.8</td>
<td></td>
</tr>
<tr>
<td>350/3.3</td>
<td>0.9</td>
<td></td>
</tr>
</tbody>
</table>

Performance models:
- Equations from Eq.(1) to Eq.(10)
- Eq.(23) and Eq.(24)

Predicted FF delta sigma modulators performance (SNR, ENOB, $P_{mod}$ and FOM)

Aiming at the implementation in Nanometer CMOS technologies, many efforts have been devoted to choose the $\Delta$Σ topology suitable for the $\Delta$Σ ADC design. A detailed analysis has been presented in [23], leading to optimized loop coefficients and performance for various FF $\Delta$Σ modulators architectures. Optimized loop coefficients have been developed from behavioral simulations to stabilize high performance $\Delta$Σ modulator. The loop coefficients represent the analog coefficients ($a_i$), the feedforward coefficients ($c_i$) and the digital coefficients ($e_i$). The adopted prediction method is based on the following steps given by Fig. 2. In fact, we start with introducing some constants such as the signal bandwidth ($BS$), the $F_S$, the supply voltage ($V_{dd}$), the analog and digital coefficients ($a_i$ and $c_i$), the order ($L$), the OverLoad ($OL$), the quantizer bits number ($B$) and the estimated value of the FF $\Delta$Σ modulator power consumption ($P_{mod}$), taking Tab. 1 and Tab. 2 into consideration. After that, the equations models related to FF $\Delta$Σ modulator performance (equations from Eq. (1) to Eq. (10)) are used to present the trend of different single-bit FF $\Delta$Σ modulators performance scaling from 350nm to 22nm process nodes. As an example, we are looking for designing the 2-2 cascaded FF $\Delta$Σ modulator for DVB-H, WLAN and WIMAX standards. Thus, the loop coefficients introduced in the prediction method are taken from Tab. 3 [23].

The analog and the digital coefficients are respectively given by Eq. (23) and Eq. (24):

$$a_i = \frac{C_S}{C_f} \quad \text{where} \quad 1 \leq i \leq 4,$$

$$e_2 = \frac{1}{e_1 \cdot a_1 \cdot a_2}.$$  

<table>
<thead>
<tr>
<th>Loop coefficients and performance ($a_1$, $a_2$, $a_3$, $a_4$, $e_1$, $e_2$, $e_3$, $e_4$, $e_5$, $e_6$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNR</td>
</tr>
<tr>
<td>-------</td>
</tr>
<tr>
<td>65</td>
</tr>
<tr>
<td>92</td>
</tr>
<tr>
<td>121</td>
</tr>
<tr>
<td>149</td>
</tr>
</tbody>
</table>

Table 3 Optimized loop coefficients and performance for the single-bit cascaded 2-2 FF $\Delta$Σ modulator

Figs. 3, 4, 5 and 6 show respectively the SNR, the ENOB, the power consumption and the FOM scaling of the 2-2 cascaded FF $\Delta$Σ modulator for DVB-H, WLAN and WIMAX standards. Fig. 3 shows that the SNR has been scaled from 67 dB to 37 dB when process node is scaling for DVB-H standard. From this figure, it has been remarked that the decrease of SNR is due to the $F_S$ reduction when scaling the device sizes. We notice a trade-off between a higher bandwidth and a lower SNR. In Fig. 4, due to the SNR reduction, the value of the resolution decreases from 11bits. Fig. 6 shows that the FOM remains less than 0.26 pJ/conversion when the channel length becomes shorter. Regarding the required human effort for the $\Delta$Σ modulator performance prediction, the time spent is very large. This prompted us to propose a novel method that permits a fast $\Delta$Σ modulator automatic design.
3 AUTOMATED SYNTHESIS TOOL

Our objective is to design different ΔΣ modulators topologies using future process without losing time. For this, we propose a new approach which is based on an algorithm to synthesize low power DT FF ΔΣ modulators.

3.1 Proposed Synthesis Algorithm

This algorithm is developed with "ActionScript 3" language while considering steps listed in Fig. 7. First, we start by setting the wireless standard and the $F_S$ variations ranges listed in Tab. 1 and 2. Then, we choose power consumption less than a maximum default value of 1 mW.

Next, we indicate the modulator order "$L$" variations ranges. In this case, we choose to predict single loop (SL) 2nd order modulators ($L = 2$), 2-1 and 2-1-1 cascaded modulators ($L = 3, 4$). By using the Eq. (8), all possible values of power consumption are generated followed by a verification of preliminary conditions. This condition consists of checking whether the calculated power consumption of the modulator is less than the maximum power value $P_{\text{max}}$ which is initially selected. After that, the generation of possible power consumption values yields to possible generated supply voltages values followed by a verification of preliminary conditions. These conditions are imposed to ensure that the generated supply voltage is equal to the process node supply voltage given by Tab. 2.
If these conditions are fulfilled, the supply voltage is saved and it is a candidate for the following steps, otherwise we do another choice. For each power consumption and process node, a FF $\Delta\Sigma$ modulator type is then defined. The computation of its performance according to their developed equations models (Eq. (1) to Eq. (10)) yields to projected predictions. The characterization of OTA circuit depending on $\Delta\Sigma$ modulator performance is used to calculate the required performance for each designed modulator structure and to find the best adopted OTA architecture (Eq. (13)- Eq. (18)- Eq. (22)).

3.2 FF $\Delta\Sigma$ Modulators Design Examples via Programming GUI

Designing a good User Interface encourages an easy and natural interaction between a user and a system. A graphical application tool is a software program that graphically provides a user with a set of commands and icons with which he can graphically manipulate to generate or modify a design product in a work space area.

The proposed tool provides a wide design environment for designing different FF $\Delta\Sigma$ modulators. In fact, a GUI is programmed with "ActionScript 3" language where the user can easily include the data and display the results. In this subsection, we illustrate the design automation approach with some examples. Tab. 4 lists some required input parameters that the user should define at the beginning. In these examples, we are looking for designing FF $\Delta\Sigma$ modulators structures projected for UMTS, WLAN and WIMAX standards. From Fig. 8, it is seen that the user of the tool can select which standard to take into account during the prediction and set values for their lower and upper bounds.

**Table 4 Input parameters to the design examples**

<table>
<thead>
<tr>
<th>Standard</th>
<th>$BS$ (MHz)</th>
<th>$F_S$ (MHz)</th>
<th>$P_{mod}$ (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>UMTS</td>
<td>2</td>
<td>100</td>
<td>&lt; 0.7</td>
</tr>
<tr>
<td>WLAN</td>
<td>10</td>
<td>200</td>
<td>&lt; 0.4</td>
</tr>
<tr>
<td>WIMAX</td>
<td>20</td>
<td>320</td>
<td>&lt; 0.3</td>
</tr>
</tbody>
</table>

After defining the design specification, the user waits for possible FF $\Delta\Sigma$ modulators architectures. In fact, the algorithm looks for candidate architectures with the given specifications. Fig. 9 displays various FF $\Delta\Sigma$ modulators topologies predicted for WIMAX standard. For each designed topology, the $\Delta\Sigma$ modulator performance is then computed. Among the availability of many structures, Tab. 5 presents predicted performance of the candidates architectures solutions for each given standard. Fig. 10 presents the corresponding required OTA performance for the provided 2-1 cascaded FF $\Delta\Sigma$ modulator given by Fig. 9. From Tab. 5, it can be concluded that the larger the value of modulator order, the higher the SNR is. In fact, the highest SNR value is achieved for 2-1-1 cascaded configuration. One of the important features of the design automation tool is the ability to find the best OTA structure for the provided FF $\Delta\Sigma$ modulators (Tab. 6). From Tab. 6, it is clear that for a given set of performance specifications, more than one topology is often feasible. In addition, the required type of OTA circuit can be provided for each calculated OTA performance.

**Table 5 Designed single bit FF $\Delta\Sigma$ modulators structures projected for different standards**

<table>
<thead>
<tr>
<th>Standard</th>
<th>Configuration</th>
<th>Process node (nm)/Supply voltage (V)</th>
<th>$P_{mod}$ (mW)</th>
<th>SNR (dB)</th>
<th>ENOB (Bits)</th>
<th>FOM (pJ/conv)</th>
</tr>
</thead>
<tbody>
<tr>
<td>UMTS</td>
<td>SL 2nd order</td>
<td>90/1.2</td>
<td>0.52</td>
<td>57.86</td>
<td>9.32</td>
<td>0.203</td>
</tr>
<tr>
<td></td>
<td>2-1-1</td>
<td>45/0.86</td>
<td>0.25</td>
<td>92.54</td>
<td>15.08</td>
<td>0.018</td>
</tr>
<tr>
<td>WLAN</td>
<td>2-1</td>
<td>65/1.2</td>
<td>0.39</td>
<td>40.81</td>
<td>6.49</td>
<td>0.217</td>
</tr>
<tr>
<td></td>
<td>2-2</td>
<td>32/0.76</td>
<td>0.21</td>
<td>51.17</td>
<td>8.21</td>
<td>0.035</td>
</tr>
<tr>
<td></td>
<td>2-1</td>
<td>45/0.86</td>
<td>0.21</td>
<td>34.02</td>
<td>5.36</td>
<td>0.127</td>
</tr>
<tr>
<td></td>
<td>2-1-1</td>
<td>22/0.68</td>
<td>0.18</td>
<td>48</td>
<td>7.68</td>
<td>0.021</td>
</tr>
</tbody>
</table>

Due to the higher constraint on DC gain, the tool selects an OTA gain-boosted for 2-1-1 cascaded configuration for UMTS standard and a telescopic OTA for the rest.

**Table 6 Required OTA performance for the provided FF $\Delta\Sigma$ modulators**

<table>
<thead>
<tr>
<th>Standard</th>
<th>Provided configuration</th>
<th>Process node (nm)/Supply voltage (V)</th>
<th>$A_{\Delta\Sigma\text{min}}$ (dB)</th>
<th>$GBW_{\text{mod}}$ (GHz)</th>
<th>$SR_{\text{min}}$ (V/µs)</th>
<th>$P_{\text{OTA}}$ (mW)</th>
<th>Selected OTA</th>
</tr>
</thead>
<tbody>
<tr>
<td>UMTS</td>
<td>SL 2nd order 90/1.2</td>
<td></td>
<td>64.4</td>
<td>0.84</td>
<td>104.6</td>
<td>0.26</td>
<td>telescopic</td>
</tr>
<tr>
<td></td>
<td>2-1-1 Cascaded 45/0.86</td>
<td></td>
<td>99.7</td>
<td>1.46</td>
<td>143.8</td>
<td>0.063</td>
<td>Gain-boosted</td>
</tr>
<tr>
<td>WLAN</td>
<td>2-1 Cascaded 65/1.2</td>
<td></td>
<td>48.6</td>
<td>1.35</td>
<td>256.4</td>
<td>0.13</td>
<td>telescopic</td>
</tr>
<tr>
<td></td>
<td>2-2 Cascaded 32/0.76</td>
<td></td>
<td>58.3</td>
<td>1.59</td>
<td>164.3</td>
<td>0.053</td>
<td>telescopic</td>
</tr>
<tr>
<td></td>
<td>2-1 Cascaded 45/0.86</td>
<td></td>
<td>41.8</td>
<td>1.78</td>
<td>242.8</td>
<td>0.07</td>
<td>telescopic</td>
</tr>
<tr>
<td></td>
<td>2-1-1 Cascaded 22/0.68</td>
<td></td>
<td>55.18</td>
<td>2.38</td>
<td>185.3</td>
<td>0.045</td>
<td>telescopic</td>
</tr>
</tbody>
</table>
This paper proposed a novel helpful approach for the synthesis of low power FF ΔΣ modulators with process scaling for various mobile telecommunications standards. The procedure of NanoCMOS ΔΣ modulators performance prediction and the use of the MAPLE tool have been presented. Automation of predicting ΔΣ modulators performance is a very challenging and time-consuming task. Thus, a novel automated synthesis tool, which includes FF ΔΣ modulators performance synthesis and OTA performance modeling, has been proposed. A new algorithm has been suggested to provide the prediction of single-bit FF ΔΣ modulators performance for wireless standards. The presented approach proves that the design effort is reduced with the assistance of an automated tool. Some design examples have been presented through a programmed Graphical User Interface. This GUI was designed allowing convenient and fast access to all functionality. These examples showed that the proposed tool may be used to generate different FF ΔΣ modulators structures types for desired specifications. It has shown that higher SNR can be reached for high order low power modulator topology. This tool reveals the link between both the design and the technological parameters and structures performance to provide an insight to the ΔΣ modulator design problem and lightens up the design environment for the designer. The outcome of the synthesis tool is not only the projected ΔΣ modulator performance, but also the required building block specifications.
proposed tool is beneficial in predicting the FF ΔΣ modulators performance and the required OTA specifications. It can further shorten the design time for inexperienced designers. The automated synthesis tool can be used to predict the performance of a wide variety of analog circuits and topologies.

In the future, to raise the efficiency of design automation systems, developed analytical models incorporating circuit non-idealities will be introduced further in the proposed synthesis tool. In addition, an extension of this research might be the prediction of transistor sizes of analog circuits for upcoming process using a Nano-CMOS device-level tool to increase its usability.

5 REFERENCES


Contact information:

Houda DAOUD, Assistant professor
(Responding author)
National School of Electronics and Telecommunications of Sfax
National Engineering School of Sfax, B.P.W, Sfax, Tunisia
houda.daoud@enetcom.usf.tn

Samir Ben SALEM, Assistant professor
National School of Electronics and Telecommunications of Sfax
National Engineering School of Sfax, B.P.W, Sfax, Tunisia
samir.bensalem@enetcom.usf.tn

Sawssan LAHIANI, PhD student
National School of Electronics and Telecommunications of Sfax
National Engineering School of Sfax, B.P.W, Sfax, Tunisia
sawssenlahiani@yahoo.fr

Mourad LOULOU, Professor
National Engineering School of Sfax
National Engineering School of Sfax, B.P.W, Sfax, Tunisia
mouloud.loulou@ieee.org

494 Technical Gazette 25, Suppl. 2(2018), 487-494