## Automatika

Journal for Control, Measurement, Electronics, Computing and Communications

# Hybrid multilevel inverter using switched capacitor with boosting and self-balancing capability 

B. Sakthisudhursun \& S. Muralidharan

To cite this article: B. Sakthisudhursun \& S. Muralidharan (2022) Hybrid multilevel inverter using switched capacitor with boosting and self-balancing capability, Automatika, 63:3, 418-439, DOI: 10.1080/00051144.2022.2045540

To link to this article: https://doi.org/10.1080/00051144.2022.2045540


Article views: 943

View related articles


View Crossmark data $\triangle$

# Hybrid multilevel inverter using switched capacitor with boosting and self-balancing capability 

B. Sakthisudhursun (1) and S. Muralidharan<br>Department of Electrical and Electronics, Mepco Schlenk Engineering College, Sivakasi, TamilNadu, India


#### Abstract

Switched capacitor based multilevel inverters with boosting capability are emerging as single stage DC-AC conversion in utilizing low voltage DC sources such as solar PV and fuel cell. This paper proposes a single-phase hybrid multilevel inverter topology based on a switched capacitor that is capable of generating 9-levels along with a voltage gain of 2 . The components required to construct the basic module of topology are 11 switches, 1 diode and 2 capacitors. The voltage balancing of the switched capacitors is achieved with the help of a modulation strategy, thereby eliminating the need of sensors. The theoretical loss analysis of the inverter is presented and the nearest level control based fundamental switching frequency modulation technique is employed to study the performance of the proposed inverter. The effectiveness of the suggested topology is validated with the help of a prototype built in the laboratory. The superiority of the proposed topology is assessed with the help of comparison with existing topologies.


## ARTICLE HISTORY

Received 21 September 2021
Accepted 4 February 2022

## KEYWORDS

Multilevel inverter; switched capacitor; nearest level control

## 1. Introduction

DC to AC conversion plays a vital role in harnessing renewable power sources, such as solar photovoltaic system, wind energy conversion system and fuel cells. Multilevel inverters are proposed for the abovementioned applications owing to inherent advantages including reduced $\mathrm{dv} / \mathrm{dt}$, reduced voltage stress across the switch, improved voltage and current THD, faulttolerant operation and reduced common mode voltage [1-3]. The conventional multilevel inverter topologies include diode clamped multilevel inverter, flyingcapacitor multilevel inverter and cascaded H-bridge multilevel inverter. The main limitation of conventional multilevel inverter topologies is that as the number of levels increases, the total number of components required also increases drastically [4]. To overcome the above-said limitation, various multilevel inverter topologies with Reduced Device Count (RDC) are proposed in the literature. Comprehensive comparisons of the various multilevel inverters with reduced device count are discussed in [5-7]. RDC multilevel inverters with reduced sources or with a single source using switched capacitors are gaining attention these days. The voltage balancing of a switched capacitor is done with an appropriate switching sequence to maintain the voltage across it without any additional voltage sensor and closed loop control. As a result, the voltage across the switched capacitor is self-balanced. The various multilevel inverters using switched capacitor units without boosting capability are discussed in [8-10].

The conversion of low voltage DC supply from sources such as solar PV, fuel cell and hybrid electric vehicle batteries into AC requires a two stage conversion or $Z$-source inverter. The two stage conversion has its own limitations such as reduced reliability and large voltage stress in the second stage. On the other hand, $Z$-source inverters are bulkier due to the inductance used in them. The switched capacitor based multilevel inverter with boosting capability is proposed as an alternative for the above applications as a single stage solution.

Self-balancing type compact switched capacitor multilevel inverter with a voltage gain of 2 was proposed in [11]. To extend this topology for higher levels by cascade connection, it requires two floating capacitors.

The dual T-type 7 -level inverter with boosting capability is proposed in [12] with a boosting factor of 1.5. The main limitation of this topology is that it requires four floating capacitors.

Symmetric/asymmetric hybrid multilevel inverters with boosting capability are proposed in [13]. This basic module of topology requires three switched capacitor units along with a bidirectional switch to realize the 7-level with a voltage boost of 1.5.

In [14], Sing Lee et.al proposed two new switched capacitor based 7-level boost inverter topologies with a boosting factor of 1.5 . But this topology needs three capacitors and a bidirectional switch.

In [15], boosting inverter based on a separate level and polarity generation module is discussed. However,

[^0]its polarity generation module has to withstand high voltage stress for realizing higher voltage levels which limit the number of levels to be realized.

A 9-level step-up inverter with a voltage gain of 4 is proposed in [16]. However, voltage stress across some of the switches used in the topology is twice the supply voltage, and the rating of one of the switched capacitors is also twice the supply voltage.

According to the literature, a boosting inverter with fewer power semiconductor switches and capacitors, as well as uniform voltage blocking capabilities, is required. In addition, a boosting inverter that does not use a bidirectional switch is required to improve the efficiency of topology. The higher blocking voltage requirement can also be reduced by using an inverter topology that does not include a separate polarity generation module.

This paper proposes a hybrid 9-level inverter topology with a voltage boosting factor of 2 , which is greater than [11-13] and [14]. Four different methods are suggested to extend the proposed topology for a higher number of voltage levels and boosting. The basic sub module of the proposed topology employs two switched capacitors and both the capacitor voltages are regulated naturally without the need of a sensor. Elimination of the sensor and voltage balancing without a closed loop control improves the reliability of the circuit and reduces the cost. As the suggested topology needs only half bridge modules and does not require a bidirectional switch, the standard half bridge driver circuit can be employed, thereby reducing the complexity.

Also, it is designed in such a way that each switch has to block voltage equal to or lesser than the input supply voltage. A hardware prototype is fabricated in the laboratory and its performance is studied with the help of
a fundamental switching frequency based nearest level modulation technique.

## 2. Proposed 9-level hybrid boost inverter

The power circuit diagram of the suggested 9-level inverter with boosting capability is shown in Figure 1. The proposed topology basically consists of an H -bridge module, a boosting module based on H bridge and a two level switched capacitor (2L-SC) module supplied from a single DC source. Thus, the realization of the proposed multilevel inverter is possible with an existing half bridge module. The proposed topology can generate nine voltage levels with voltage levels: $\pm V_{D C} / 2, \pm V_{D C}, \pm 3 V_{D C} / 2, \pm 2 V_{D C}$ and 0 . The different working states of the inverter along with capacitor charging and discharging status are given in Table 1. The switches $S_{\mathrm{x}}$ and $\mathrm{S}_{\mathrm{x}^{\prime}}$ (where x ranges from 1 to 5) are complementary to each other.

The blocking voltage requirement of switches $S_{1}$ to $S_{4}, S_{1}$ ' to $S_{4}{ }^{\prime}$ and $S_{6}$ is equal to input DC voltage $V_{D C}$ and switch $S_{5}$ and $S_{5}{ }^{\prime}$ has to block half the input voltage

Table 1. Different switching states of the proposed inverter.

| Voltage levels | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | Capacitor $\left(\mathrm{C}_{1}\right)$ | Capacitor $\left(\mathrm{C}_{2}\right)$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $+2 V_{D C}$ | 1 | 0 | 0 | 1 | 0 | 0 | $\downarrow$ | - |
| $+3 V_{D C} / 2$ | 1 | 0 | 0 | 1 | 1 | 0 | $\downarrow$ | $\uparrow$ |
| $+V_{D C}$ | 1 | 0 | 1 | 1 | 0 | 1 | $\uparrow$ | - |
| $+V_{D C} / 2$ | 1 | 0 | 1 | 1 | 1 | 1 | $\uparrow$ | $\uparrow$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | - |
| $-V_{D C} / 2$ | 1 | 1 | 1 | 1 | 1 | 1 | $\uparrow$ | $\downarrow$ |
| $-V_{D C}$ | 1 | 1 | 1 | 0 | 0 | 1 | $\uparrow$ | - |
| $-3 V_{D C} / 2$ | 0 | 0 | 1 | 0 | 1 | 0 | $\downarrow$ | $\downarrow$ |
| $+2 V_{D C}$ | 0 | 1 | 1 | 0 | 0 | 0 | $\downarrow$ | - |
| $\downarrow$ Discharging; $\uparrow$ Charging; - No effect. |  |  |  |  |  |  |  |  |

Basic Sub Module


Figure 1. Circuit diagram of the proposed hybrid multilevel inverter.
$V_{D C} / 2$. The diode $\mathrm{D}_{7}$ is required to avoid short circuit of capacitor $C_{1}$ voltage when switch $S_{3}$ and $S_{1}$ ' are conducting.

As evident from the switching states of the inverter, when switch $S_{6}$ is turned $O N$, the capacitor $C_{1}$ and DC source are connected in parallel and they charge instantly to the DC source voltage as the parasitic associated with the charging path is minimum. Thus the steady state voltage across switched capacitor $C_{1}$ is equal to the DC source voltage. The voltage boosting is achieved by connecting the source voltage and capacitor voltage in series across the load.

To regulate the voltage across the capacitor $\mathrm{C}_{2}$ to half the DC source voltage, it is charged during the positive half cycle of output voltage and discharged during the negative half cycle of output voltage. The average current flowing through the capacitor is made to zero by keeping the charging and discharging intervals identical over each half of the AC output voltage. The average current flowing through the capacitor during voltage levels $\pm V_{D C} / 2$ and $\pm 3 V_{D C} / 2$ with load impedance $Z$ is given by the following equations:

$$
\begin{align*}
& i_{\text {Cavg, },}^{+}, \frac{V_{D C}}{2}=\frac{V_{D C}-v_{C}}{Z}, i_{\text {Cavg, }}^{+}, \frac{3 V_{D C}}{2}=\frac{2 V_{D C}-v_{C}}{Z} \\
& i_{\text {Cavg, }, \frac{V_{D C}}{2}}=\frac{v_{C}}{Z}, i_{\text {Cavg, }}^{-} \frac{3 v_{D C}}{2}=\frac{V_{D C}+v_{C}}{Z} \tag{1}
\end{align*}
$$

The net charge across the capacitor for the fundamental period ( T ) is given by,

$$
\begin{align*}
Q_{\text {net }}= & \left\{i_{\text {Cavg, } \frac{V_{D C}}{+}}^{+}+i_{\text {Cavg, } \frac{3 V_{D C}}{2}}^{+}-i_{\text {Cavg, } \frac{V_{D C}}{2}}\right. \\
& \left.-i_{\text {Cavg, }, \frac{3 V_{D C}}{2}}^{-}\right\} T \\
= & \left\{\frac{2 V_{D C}-4 v_{C}}{Z}\right\} T \tag{2}
\end{align*}
$$

At the steady state, due to the symmetry of the current waveform, the net charge through the capacitor $\mathrm{C}_{2}$ is zero. By substituting net charge to zero in Equation (2), a steady state voltage across the capacitor $C_{2}$ is found to be half the supply voltage.

## 3. Recommended extension methods

For extending the basic module to realize a higher number of levels, four different methods have been suggested. The extension method-1 is used to realize higher levels and boosting, with the help of a single DC source, whereas extension method-2-4 facilitates integrating multiple sources. The details of the four methods are explained in the following sub-sections.

### 3.1. Extension method-1

In method- 1 , " n " number of boosting modules is connected in cascade to realize a higher number of voltage
levels as shown in Figure 2. In method-1, along with an increase in output voltage levels, the voltage gain of the inverter is also increased. The number of boosting modules required to realize " $\mathrm{N}_{\mathrm{L}}$ " voltage levels in output with method-1 is given by (3) and voltage gain (G) obtained is given by (4).

$$
\begin{align*}
N_{L} & =4 n+5  \tag{3}\\
G & =n+1 \tag{4}
\end{align*}
$$

### 3.2. Extension method-2

In method- 2 , " $p$ " number of basic sub-modules are connected in a cascade manner; while doing so only the first stage requires boosting and $2 \mathrm{~L}-\mathrm{SC}$ modules, and the remaining "p-1" stage does not require a $2 \mathrm{~L}-\mathrm{SC}$ module. This method employs symmetrical sources as shown in Figure 3. This method can produce the maximum output voltage equal to twice the sum of all input voltages. The number of levels obtained by this method is given by,

$$
\begin{equation*}
N_{L}=8 p+1 \tag{5}
\end{equation*}
$$

### 3.3. Extension method-3

Asymmetric sources are proposed for cascaded multilevel inverters to realize higher voltage levels with a lesser number of switches [5]. The extension methods 3 and 4 are based on asymmetric sources. The extension method-3 is similar to extension method-2, but it employs multiple sources with binary configuration, in which, the DC source voltage magnitude vary by geometric progression with a factor of 2 (i.e. $V_{D C n}=$ $\left.2^{\wedge(n-1)} V_{D C}\right)$. The number of levels obtained with " p " number of extension modules in cascade is given by,

$$
\begin{equation*}
N_{L}=2^{(p+3)}-7 \tag{6}
\end{equation*}
$$

### 3.4. Extension method-4

In method-4, " $p$ " number of basic sub modules are connected in a cascade manner by employing multiple sources with trinary configuration, in which, the DC source voltage magnitude vary based on geometric progression with a factor of 3 (i.e. $V_{D C n}=3^{\wedge(n-1)} V_{D C}$ ) as shown in Figure 4. The number of levels obtained is given by,

$$
\begin{equation*}
N_{L}=4 \times\left\{3^{p}-1\right\}+1 \tag{7}
\end{equation*}
$$

## 4. Sizing of switched capacitors

The size of the switched capacitor plays a significant role on the weight, volume and cost of the proposed inverter. The calculation of capacitance for switched capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are given in the following sub-sections.


Figure 2. Extension for higher levels using method-1.

Basic Sub Module


Figure 3. Extension for higher levels using method-2.

Basic Sub Module


Figure 4. Extension for higher levels using Method-4.

### 4.1. Calculation of capacitance $\boldsymbol{C}_{\mathbf{1}}$

When the voltage levels are $\pm V_{D C}$ and $\pm V_{D C} / 2$, the capacitor $\mathrm{C}_{1}$ is charged from the DC source. During the above-said voltage levels, capacitor $\mathrm{C}_{1}$ is charged to input DC voltage instantly as the parasitic of charging path is very low. Also, capacitor $\mathrm{C}_{1}$ discharges when voltage levels are $\pm 2 V_{D C}$ and $\pm 3 V_{D C} / 2$. The value of capacitance $\mathrm{C}_{1}$ is calculated based on the prolonged discharging period as described in [13]. The longest interval for which the capacitor $\mathrm{C}_{1}$ discharges is between the interval $\alpha_{3}$ to $\pi-\alpha_{3}$, as shown in Figure 5.

The amount of electric charge discharged by capacitor $\mathrm{C}_{1}$ is given by,

$$
\begin{aligned}
\Delta Q_{C 1} & =\frac{1}{\omega} \int_{\alpha_{3}}^{\pi-\alpha_{3}} I_{m} \sin (\omega t-\phi) d \omega t \\
& =\frac{I_{m}}{\omega}[-\cos (\omega t-\phi)]_{\alpha_{3}}^{\pi-\alpha_{3}}
\end{aligned}
$$

$$
\begin{equation*}
=\frac{I_{m}}{\omega}\left[-\cos \left(\pi-\left(\alpha_{3}+\phi\right)\right)+\cos \left(\alpha_{3}-\phi\right)\right] \tag{8}
\end{equation*}
$$

On simplifying the above Equation (6), the expression for $\Delta \mathrm{Q}_{\mathrm{C} 1}$ is given by,

$$
\begin{equation*}
\Delta Q_{C 1}=\frac{2 I_{m}}{\omega}\left[\cos \alpha_{3} \times \cos \phi\right] \tag{9}
\end{equation*}
$$

From the above equation, the expression for voltage ripple is calculated by,

$$
\begin{equation*}
\Delta V_{C 1}=\frac{\Delta Q_{C 1}}{C_{1}}=\frac{2 I_{m}}{\omega C_{1}}\left[\cos \alpha_{3} \times \cos \phi\right] \tag{10}
\end{equation*}
$$

The minimum value of capacitance required for the given voltage ripple and peak load current is given by the expression,

$$
\begin{equation*}
C_{1}=\frac{2 I_{m}}{\Delta V_{C 1} \omega}\left[\cos \alpha_{3} \times \cos \phi\right] \tag{11}
\end{equation*}
$$

where $\omega=2^{*} \pi^{*}$ fundamental frequency of inverter and $\cos \phi=$ power factor of the load. Hence, it is


Figure 5. Discharging intervals of the capacitors.
inferred that the capacitance value is directly proportional to peak load current and the operating power factor of the load.

The value of capacitance required to regulate the voltage within $5 \%$ of rated voltage $(60 \mathrm{~V})$ using the above formula is arrived to be $1662 \mu \mathrm{~F}$ for the load with $R=50 \Omega$ and $L=90 \mathrm{mH}$, and peak load current of 1.6 A . In the prototype built, the nearest available capacitance of $1600 \mu \mathrm{~F}$ is employed.

### 4.2. Calculation of capacitance of $\boldsymbol{C}_{2}$

The value of capacitance $C_{2}$ is calculated based on the electric charge associated with capacitor $\mathrm{C}_{2}$ during discharging given by,

$$
\begin{align*}
\Delta Q_{C 2}= & \frac{2}{\omega}\left\{\int_{\pi+\alpha_{1}}^{\pi+\alpha_{2}} I_{m} \sin (\omega t-\phi) d \omega t\right. \\
& \left.+\int_{\pi+\alpha_{3}}^{\pi+\alpha_{4}} I_{m} \sin (\omega t-\phi) d \omega t\right\} \\
= & \frac{2 I_{m}}{\omega}\left\{[-\cos (\omega t-\phi)]_{\pi+\alpha_{1}}^{\pi+\alpha_{2}}\right. \\
& \left.+[-\cos (\omega t-\phi)]_{\pi+\alpha_{3}}^{\pi+\alpha_{4}}\right\} \\
= & \frac{2 I_{m}}{\omega}\left[\operatorname { c o s } \phi \left(\cos \alpha_{4}+\cos \alpha_{2}-\cos \alpha_{3}\right.\right. \\
& \left.-\cos \alpha_{1}\right)-\sin \phi\left(\sin \alpha_{4}+\sin \alpha_{2}\right. \\
& \left.\left.-\sin \alpha_{3}-\sin \alpha_{1}\right)\right] \tag{12}
\end{align*}
$$

From the above equation, the expression for voltage ripple is calculated by,

$$
\begin{align*}
\Delta V_{C 2}= & \frac{2 I_{m}}{\omega C_{2}}\left[\operatorname { c o s } \phi \left(\cos \alpha_{4}+\cos \alpha_{2}-\cos \alpha_{3}\right.\right. \\
& \left.-\cos \alpha_{1}\right)-\sin \phi\left(\sin \alpha_{4}+\sin \alpha_{2}-\sin \alpha_{3}\right. \\
& \left.\left.-\sin \alpha_{1}\right)\right] \tag{13}
\end{align*}
$$

The minimum value of capacitance required for the given voltage ripple and peak load current is given by
the expression,

$$
\begin{align*}
C_{2}= & \frac{2 I_{m}}{\omega \Delta V_{C 2}}\left[\operatorname { c o s } \phi \left(\cos \alpha_{4}+\cos \alpha_{2}-\cos \alpha_{3}\right.\right. \\
& \left.-\cos \alpha_{1}\right)-\sin \phi\left(\sin \alpha_{4}+\sin \alpha_{2}-\sin \alpha_{3}\right. \\
& \left.\left.-\sin \alpha_{1}\right)\right] \tag{14}
\end{align*}
$$

The value of capacitance required to regulate the voltage within $5 \%$ of rated voltage $(30 \mathrm{~V})$ using the above formula is arrived to be $1534 \mu \mathrm{~F}$ for the load with $R=50 \Omega$ and $L=90 \mathrm{mH}$, and peak load current of 1.6 A . In the prototype built, the nearest available capacitance of $1600 \mu \mathrm{~F}$ is employed.

## 5. Loss analysis

The theoretical loss analysis of the proposed converter is presented in this section by assuming the load to be a unity power factor. The total loss in the converter is the sum of switching loss, conduction loss in semiconductor switches, and power losses of the capacitor during charging and discharging.

### 5.1. Switching losses

Switching loss occurs when a switch is turned ON and OFF. The number of times a switch is turned ON and OFF during one full cycle of output voltage waveform greatly affects the switching loss of the converter. With the linear approximation of voltage across the switch and current through the switch, the energy loss occurring during turn on and turn off is given by (15) and (16), as briefed in $[17,18]$. The power loss occurring in the $i$ th switch during switching in one fundamental cycle is given by (17).

$$
E_{O N, i}=\int_{0}^{t_{O N}} v(t) i(t) d t
$$



Figure 6. Charging paths of capacitors for the proposed converter (a) Charging path of $C_{2}$ when the output level is $+0.5 V_{D C}$, (b) Charging path of $C_{1}$ when the output level is $\pm 0.5 V_{D C}$ and $V_{D C}$ (c) Charging path of $C_{2}$ and discharging path of $C_{1}$ when the output level is $+1.5 V_{D C}$.

$$
\begin{align*}
= & \int_{0}^{t_{O N}}\left\{\left(V_{S W, i, \mathrm{ON}} \frac{t}{t_{O N}}\right)\right. \\
& \left.\times\left(\frac{-I_{i}}{t_{O N}}\left(t-t_{O N}\right)\right)\right\} d t \\
= & \frac{1}{6} \times V_{S W, i, \mathrm{ON}} \times I_{i} \times t_{O N}  \tag{15}\\
E_{\text {OFF }, i}= & \int_{0}^{t_{\text {OFF }}} v(t) i(t) d t \\
= & \int_{0}^{t_{O N}}\left\{\left(V_{S W, i, O F F} \frac{t}{t_{O F F}}\right)\right. \\
& \left.\times\left(\frac{-I_{i}^{-}}{t_{O N}}\left(t-t_{O F F}\right)\right)\right\} d t \\
= & \frac{1}{6} \times V_{S W, i, O F F} \times I_{i}^{-} \times t_{O F F}  \tag{16}\\
P_{S W, L O S s, i}= & \frac{1}{6 T}\left\{\sum_{j=1}^{j=N_{O N}} V_{S W, i, \mathrm{ON}} \times I_{i} \times t_{O N}\right. \\
& \left.+\sum_{j=1}^{j=N_{\text {OFF }}} V_{S W, i, O F F} \times I_{i}^{-} \times t_{O F F}\right\} \tag{17}
\end{align*}
$$

The total switching losses in 11 switches used in the basic sub-module is given by,

$$
\begin{equation*}
P_{\text {SW,Total loss }}=\sum_{i=1}^{i=11} P_{S W, \text { Loss }, i} \tag{18}
\end{equation*}
$$

where $V_{S W, i, \mathrm{ON}}=$ voltage across the $i$ th switch before turn ON, $V_{S W, i, \mathrm{OFF}}=$ voltage across the $i$ th switch after turn OFF, $I_{i}=$ current through $i$ th switch after turn

ON, $I_{i}^{\prime}=$ current through $i$ th switch before turn OFF, $t_{\mathrm{ON}}=$ turn on time of switch and $t_{\mathrm{OFF}}=$ turn off time of the switch. In a case of resistive load, the current through the switches at different voltage levels "L" can be expressed as:

$$
\begin{equation*}
\left|I_{i}\right|=\left|I_{i}^{-}\right|=L \frac{V_{D C}}{R_{L}} L=0.5,1,1.5,2 \tag{19}
\end{equation*}
$$

Using the above formula, the total switching loss obtained is given by,

$$
\begin{equation*}
P_{S W, T o t a l ~ l o s s}=\frac{1}{6} \times \frac{42.5}{T} \times \frac{V_{D C}^{2}}{R_{L}} \times\left(t_{O N}+t_{O F F}\right) \tag{20}
\end{equation*}
$$

### 5.2. Conduction loss

The conduction losses of the proposed converter are the sum of the losses occurring in semiconductor switches in load current path at different output voltage levels and losses occurring during charging and discharging of the capacitors as discussed in [19].

The capacitor $\mathrm{C}_{1}$ is charged by the input DC source when the output voltage level is $\pm 0.5 V_{D C}$ and $\pm V_{D C}$ through three switches and one diode, its charging path is shown in Figure 6(b). The energy loss occurring during the charging of capacitor $C_{1}$ is the difference of energy flowing out of the input DC source, and that following into capacitor $C_{1}$ is given by,

$$
\begin{align*}
\Delta E_{C 1}= & V_{D C} C_{1} \Delta V_{C 1}-\left\{\left(V_{D C}-V_{D, O N}\right) C_{1} \Delta V_{C 1}\right. \\
& \left.-0.5 C_{1} \Delta V_{C 1}^{2}\right\} \tag{21}
\end{align*}
$$

During one cycle of fundamental voltage, the capacitor $C_{1}$ is charged twice; thus, the power loss occurring


Figure 7. Discharging paths of capacitors for the proposed converter (a) Discharging path of $C_{1}$ when the output level is $+2 V_{D C}$ (b) Discharging path of $C_{2}$ when the output level is $-0.5 V_{D C}$ (c) Discharging path of $C_{2}$ and discharging path of $C_{1}$ when output level is $-1.5 V_{D C}$ (d) Discharging path of $C_{1}$ when output level is $-2 V_{D C}$.

Table 2. Comparison of performance parameters between proposed topology with existing topologies.
$\left.\begin{array}{llcccccc}\hline & & & & & & \\ \text { Possible } \\ \text { number of } \\ \text { capacitors }\end{array}\right]$


Figure 8. Output power vs. efficiency.
in charging of capacitor $\mathrm{C}_{1}$ is:

$$
\begin{equation*}
P_{C 1, L o s s}=2 \frac{\Delta E_{C 1}}{T}=\frac{1}{T}\left\{C_{1} \Delta V_{C 1}\left(2 V_{D, O N}+\Delta V_{C 1}\right)\right\} \tag{22}
\end{equation*}
$$

The capacitor $\mathrm{C}_{2}$ is charged by the input DC source when the output voltage level is $+0.5 V_{D C}$ and charged by the sum of DC source voltage and capacitor $\mathrm{C}_{1}$ voltage when the output voltage level is $+1.5 V_{D C}$ as illustrated in Figure 6(a) and (c), respectively. The energy loss occurring during the charging of capacitor $\mathrm{C}_{2}$ is the difference of energy flowing out of the input DC source and that following into capacitor $\mathrm{C}_{2}$ is given by,

$$
\begin{align*}
\Delta E_{C 2}= & V_{D C} C_{2} \Delta V_{C 2}-\left(V_{D C} C_{2} \Delta V_{C 2}\right. \\
& \left.-0.5 C_{2} \Delta V_{C 2}^{2}\right)+2 V_{D C} C_{2} \Delta V_{C 2} \\
& -\left(2 V_{D C} C_{2} \Delta V_{C 2}-0.5 C_{2} \Delta V_{C 2}^{2}\right) \tag{23}
\end{align*}
$$

During one cycle of fundamental voltage, the power loss in charging of capacitor $\mathrm{C}_{2}$ is:

$$
\begin{equation*}
P_{C 2, L o s s}=\frac{\Delta E_{C 2}}{T}=\frac{2}{T}\left(0.5 C_{2} \Delta V_{C 2}^{2}\right) \tag{24}
\end{equation*}
$$

During discharging process of the capacitor, the energy loss occurring in it is equal to the difference of energy flowing out of the voltage source and the capacitor and that absorbed by the load. The discharging path for the state $\pm 2 V_{D C}$ of capacitor $\mathrm{C}_{1}$ is given in Figure 7(a) and (d), the energy loss occurring during this is given by,

$$
\begin{align*}
\Delta E_{D 1,2 V_{D C}}= & \left\{2 V_{D C} \frac{2 V_{D C}}{R_{L}+R_{e q}}-R_{L}\left(\frac{2 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \\
& \times \frac{\pi-2 \alpha_{4}}{2 \pi f} \tag{25}
\end{align*}
$$

where $R_{e q}=5 R_{S W}$ is the total parasitic resistance of semiconductor switch, $f=$ output frequency and $R_{S W X}=R_{S W X^{\prime}}=R_{S W}=$ on state resistance of semiconductor switch ( $\mathrm{X}=1$ to $6 \& \mathrm{X}^{\prime}=1$ to 5 ).

The total power loss occurring during one fundamental cycle of output voltage when output is $+2 V_{D C}$
and $-2 V_{D C}$ is given by,

$$
\begin{align*}
P_{L o s s, \pm 2 V_{D C}}= & \frac{2}{T}\left\{2 V_{D C} \frac{2 V_{D C}}{R_{L}+R_{e q}}-R_{L}\left(\frac{2 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \\
& \times \frac{\pi-2 \alpha_{4}}{2 \pi f} \tag{26}
\end{align*}
$$

The discharging path for the output voltage level $+1.5 V_{D C}$ and the output voltage level $-1.5 V_{D C}$ is illustrated in Figures 6 and 7(c), respectively. The energy loss occurring during discharging path for the state $+1.5 V_{D C}$ of capacitor $C_{1}$ and $-1.5 V_{D C}$ of capacitors $C_{1}$ and $\mathrm{C}_{2}$ is given by,

$$
\begin{align*}
\Delta E_{D, \pm 1.5 V_{D C}}= & \left\{1.5 V_{D C} \frac{1.5 V_{D C}}{R_{L}+R_{e q}}\right. \\
& \left.-R_{L}\left(\frac{1.5 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \frac{\alpha_{4}-\alpha_{3}}{2 \pi f} \tag{27}
\end{align*}
$$



Figure 9. Comparison of the number of capacitors against the number of levels obtained.


Figure 10. Comparison of the number of levels against (a) number of switches required (b) total blocking voltage.


Figure 11. Nearest level control realization.

(a)

(b)

(c)


(d)

Figure 12. Simulation results with $R=50 \Omega, L=120 \mathrm{mH}$ for $m_{a}=1$ : (a) Output voltage and current waveforms (b) FFT analysis of voltage waveform (c) FFT analysis of current waveform (d) Voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$.

Thus, the total power loss occurring during one fundamental cycle of output voltage when output is $+1.5 V_{D C}$ and $-1.5 V_{D C}$ is given by,

$$
\begin{align*}
P_{L o s s, \pm 1.5 V_{D C}}= & \frac{4}{T}\left\{1.5 V_{D C} \frac{1.5 V_{D C}}{R_{L}+R_{e q}}\right. \\
& \left.-R_{L}\left(\frac{1.5 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \frac{\alpha_{4}-\alpha_{3}}{2 \pi f} \tag{28}
\end{align*}
$$

The discharging path for the output voltage level $-0.5 V_{D C}$ is illustrated in Figure 7(b). The energy loss occurring during discharging for the state $-0.5 V_{D C}$ of capacitor $C_{2}$ is given by,

$$
\Delta E_{D 2}=\left\{0.5 V_{D C} \frac{0.5 V_{D C}}{R_{L}+R_{e q}}\right.
$$

$$
\begin{equation*}
\left.-R_{L}\left(\frac{0.5 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \frac{\alpha_{2}-\alpha_{1}}{2 \pi f} \tag{29}
\end{equation*}
$$

The total power loss occurring during one fundamental cycle of output voltage when output is $-0.5 V_{D C}$ is given by,

$$
\begin{align*}
P_{\text {Loss },-0.5 V_{D C}}= & \frac{2}{T}\left\{0.5 V_{D C} \frac{0.5 V_{D C}}{R_{L}+R_{e q}}\right. \\
& \left.-R_{L}\left(\frac{0.5 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \frac{\alpha_{2}-\alpha_{1}}{2 \pi f} \tag{30}
\end{align*}
$$

In addition to the above, there are losses in semiconductor switches in the load current path during output voltage level $+0.5 V_{D C}$ and $\pm V_{D C}$ which is given by,

$$
P_{L o s s,+0.5 V_{D C}}=\frac{2}{T}\left\{0.5 V_{D C} \frac{0.5 V_{D C}}{R_{L}+R_{e q}}\right.
$$



Figure 13. Simulation results with $R=50 \Omega, L=120 \mathrm{mH}$ for $m_{a}=0.9$ : (a) Output voltage and current waveforms (b) FFT analysis of voltage waveform (c) FFT analysis of current waveform (d) Voltage across the capacitors $C_{1}$ and $C_{2}$.

$$
\begin{align*}
& \left.-R_{L}\left(\frac{0.5 V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \frac{\alpha_{2}-\alpha_{1}}{2 \pi f} \\
P_{L o s s, \pm V_{D C}}= & \frac{4}{T}\left\{V_{D C} \frac{V_{D C}}{R_{L}+R_{e q}}\right. \\
& \left.-R_{L}\left(\frac{V_{D C}}{R_{L}+R_{e q}}\right)^{2}\right\} \frac{\alpha_{3}-\alpha_{2}}{2 \pi f} \tag{31}
\end{align*}
$$

The total conduction loss is given by the sum of the above losses and is given by,

$$
\begin{align*}
P_{\text {Cond,Loss }}= & P_{C 1, L o s s}+P_{C 2, L o s s}+P_{\text {Loss }, \pm 2 V_{D C}} \\
& +P_{\text {Loss }, \pm 1.5 V_{D C}}+P_{\text {Loss }, \pm V_{D C}} \\
& +P_{\text {Loss },+0.5 V_{D C}}+P_{\text {Loss },-0.5 V_{D C}} \tag{32}
\end{align*}
$$

The total losses and efficiency of the converter is given by,

$$
\begin{align*}
P_{\text {Total Loss }} & =P_{\text {SW,Total loss }}+P_{\text {Cond }, \text { Loss }}  \tag{33}\\
\eta & =\frac{P_{\text {output }}}{P_{\text {output }}+P_{\text {Total Loss }}} \tag{34}
\end{align*}
$$

Based on the above equations, the efficiency is calculated for various output power ratings by considering
the load to be pure resistive load. The graph plotted between the output power and efficiency is shown in Figure 8.

## 6. Comparative evaluation of proposed boosting MLI

To study the potential advantages (improvement) provided by the proposed topology, it has been compared with other topologies presented in the recent past. In the literature, the performance parameters used for assessing the multilevel inverter include the number of switches $\left(N_{S W}\right)$, number of capacitors $\left(N_{C}\right)$, number of diodes $\left(N_{D}\right)$, maximum voltage obtained ( $V_{\text {peak }}$ ) and total blocking voltage (TBV).

The above-said parameters have a direct impact on the size, initial cost, reliability, losses and efficiency of the inverter. The size, number of levels, number of switches, total blocking voltage and maximum voltage obtained in a case of the switched capacitor based multilevel inverter topology depends on the number of switched capacitors used in a particular topology.


Figure 14. Simulation results with $R=50 \Omega, L=90 \mathrm{mH}$ for $m_{a}=1$ : (a) Output voltage and current waveforms (b) FFT analysis of voltage waveform (c) FFT analysis of current waveform (d) Voltage across the capacitors $C_{1}$ and $C_{2}$.

Hence, a comprehensive comparison of number levels obtained, number of switches required, total blocking voltage and maximum voltage obtained for the proposed hybrid multilevel inverter with different existing topologies for a given number of switched capacitor units is provided in Table 2.

As illustrated in Figure 9, the proposed extension method-3 produces more number of levels compared to other extension methods and other existing topologies for a given number of switched capacitors. As demonstrated in Figure 10(a), the proposed inverter with extension method-4 has a high level-to-switch ratio (LSR); thus it can generate more number of levels with a reduced number of switches with multiple sources. Also, among the single source topologies [20] M1, [13] and proposed extension method-1, LSR for the proposed inverter with extension method-1 is very competitive and compared to [13], it is able to realize more number of levels for a given number of capacitors. To realize higher levels for a given number of levels, the total blocking voltage requirement of the proposed topology with extension method-2 is low compared to the other topologies as demonstrated in Figure 10(b). Thus, the proposed hybrid topology is better than the
existing topologies - to realize higher levels with less number of switches and total blocking voltage for a given number of switched capacitors.

## 7. Pulse width modulation

Many pulse width modulation techniques are presented for multilevel inverters in the literature [6]. The modulation techniques are broadly categorized into low switching frequency and high switching frequency techniques based on the switching frequency. To study the operation and performance of the proposed inverter, the nearest level control (NLC) based modulation technique has been used $[23,24]$. The nearest level control falls under the category of low switching frequency type in which switching frequency is equal to the fundamental output frequency. In this method, a sinusoidal reference voltage whose peak amplitude equals to the maximum voltage level that can be generated by an inverter is sampled at the desired frequency. Each sampled voltage is converted to the nearest voltage level which can be realized by the multilevel inverter using the round function. With the help


Figure 15. Simulation results with $R=50 \Omega, L=90 \mathrm{mH}$ for $m_{a}=0.9$ : (a) Output voltage and current waveforms (b) FFT analysis of voltage waveform (c) FFT analysis of current waveform (d) Voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$.
of switching logic, desired switches to realize a particular level are turned ON. Suppose the level information obtained is $L_{1}^{+}, L_{2}^{+}, L_{3}^{+}$and $L_{4}^{+}$for $0.5 V_{D C}$ to $2 V_{D C}$, respectively, and $L_{0}, L_{1}^{-}, L_{2}^{-}, L_{3}^{-}$and $L_{4}^{-}$for 0 to $-2 V_{D C}$, then the gate signal for switch $S_{1}$ is given by the following expression:

$$
\begin{equation*}
S_{1}=L_{1}^{+}+L_{2}^{+}+L_{3}^{+}+L_{4}^{+}+L_{0}+L_{1}^{-}+L_{2}^{-} \tag{35}
\end{equation*}
$$

In the above expression, " + " indicates the logical OR operation, in the same manner using the switching state given in Table 1, switching expression can be derived for other switches. Alternatively, the switching logic can also be employed using a switch function available in the math library of the C-program. The equation governing the nearest level control is given by (36) and (37). The block diagram to realize the nearest level control is given in Figure 11.

$$
\begin{equation*}
V_{\mathrm{ref}}=m_{a}\left(\frac{N-1}{2}\right) \sin \omega t \tag{36}
\end{equation*}
$$

where $m_{a}=$ amplitude modulation index and $N=$ number of levels in the inverter

$$
\begin{equation*}
\text { Level }=\operatorname{round}\left(V_{\text {ref }}\right) \tag{37}
\end{equation*}
$$

Table 3. Details of the hardware prototype built.

| Parameters | Values |
| :--- | :--- |
| Input DC bus voltage | 60 V |
| Capacitor rating | $C_{1}=1600 \mu \mathrm{~F} / 100 \mathrm{~V}$ and |
|  | $C_{2}=1600 \mu \mathrm{~F} / 100 \mathrm{~V}$ |
| Load details | $R=50 \Omega$ and |
|  | $L=120 \mathrm{mH}, 90 \mathrm{mH}$ |
| Output frequency | 50 Hz |
| Switches $\mathrm{S}_{1}$ to $\mathrm{S}_{6}$ and $\mathrm{S}_{1^{\prime}}$ to $\mathrm{S}_{5^{\prime}}$ | IRFP460 |
| Diode | MUR460 |
| Driver IC | IR2111 |

The nearest level control is implemented in a low cost microcontroller ARDUINO and the switching pulse for each switch is obtained from the output ports of the microcontroller.

## 8. Simulation and experiment results

The suggested topology has been initially studied with the help of simulation using MATLAB-SIMULINK. The input voltage to the inverter is set to 60 V , the values of capacitance $C_{1}$ and $C_{2}$ is set to $1600 \mu \mathrm{~F}$ and the load is series-connected RL-load. The output voltage and current waveform along with their FFT analysis for


Figure 16. Hardware prototype fabricated in the laboratory.

(a)

(b)

Figure 17. Prototype results with $R=50 \Omega, L=120 \mathrm{mH}$ for $m_{a}=1$ : (a) Output voltage and current waveforms (CH1: $5 \mathrm{~ms} / \mathrm{div}$, $50 \mathrm{~V} /$ div and $\mathrm{CH} 2: 5 \mathrm{~ms} /$ div, $1 \mathrm{~A} / \mathrm{div}$ ), (b) Voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}(\mathrm{CH} 1: 10 \mathrm{~ms} /$ div, $10 \mathrm{~V} /$ div and $\mathrm{CH} 2: 10 \mathrm{~ms} / \mathrm{div}$, $20 \mathrm{~V} / \mathrm{div}$ ).


Figure 18. Prototype results with $R=50 \Omega, L=120 \mathrm{mH}$ for $m_{a}=0.9$ : (a) Output voltage and current waveforms (CH1: $10 \mathrm{~ms} / \mathrm{div}$, $50 \mathrm{~V} / \mathrm{div}$ and $\mathrm{CH} 2: 10 \mathrm{~ms} /$ div, $1 \mathrm{~A} / \mathrm{div}$ ), (b) Voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}(\mathrm{CH} 1: 10 \mathrm{~ms} / \mathrm{div}$, $10 \mathrm{~V} / \mathrm{div}$ and $\mathrm{CH} 2: 10 \mathrm{~ms} / \mathrm{div}$, $20 \mathrm{~V} / \mathrm{div}$ ).
a modulation index of 1 with RL-load, $R=50 \Omega$ and $L=120 \mathrm{mH}$, is shown in Figure 12.

The simulation is repeated for a modulation index of 0.9 and the corresponding waveforms obtained are illustrated in Figure 13.

Furthermore, the simulation has been also performed by varying the load from $R=50 \Omega$ and $L=120 \mathrm{mH}$ to $R=50 \Omega$ and $L=90 \mathrm{mH}$. The results obtained are revealed in Figures 14 and 15 for a modulation index of 1 and 0.9 , respectively.
(a)


To further validate the feasibility of the proposed multilevel inverter, a laboratory scale prototype is fabricated. The input voltage and capacitance values used in the hardware prototype are the same as those used in the simulation. Other specifications of the prototype built in the laboratory are given in Table 3 and the details of the experimental set up are given in Figure 16.

The gate pulses obtained from input-output ports of the microcontroller are isolated using an optocoupler

(b)

Figure 19. Prototype results with $R=50 \Omega, L=90 \mathrm{mH}$ for $m_{a}=1$ : (a) Output voltage and current waveforms (CH1: $2.5 \mathrm{~ms} / \mathrm{div}$, $50 \mathrm{~V} /$ div and $\mathrm{CH} 2: 2.5 \mathrm{~ms} /$ div, $1 \mathrm{~A} /$ div), (b) Voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}(\mathrm{CH} 1: 25 \mathrm{~ms} / \mathrm{div}, 10 \mathrm{~V} / \mathrm{div}$ and $\mathrm{CH} 2: 25 \mathrm{~ms} / \mathrm{div}$, $20 \mathrm{~V} / \mathrm{div}$ ).


Figure 20. Prototype results with $R=50 \Omega, L=90 \mathrm{mH}$ for $m_{a}=0.9$ : (a)Output voltage and current waveforms (CH1: $2.5 \mathrm{~ms} /$ div, $50 \mathrm{~V} /$ div and $\mathrm{CH} 2: 2.5 \mathrm{~ms} /$ div, $1 \mathrm{~A} /$ div), (b) Voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ ( $\mathrm{CH} 1: 10 \mathrm{~ms} / \mathrm{div}, 10 \mathrm{~V} / \mathrm{div}$ and $\mathrm{CH} 2: 10 \mathrm{~ms} / \mathrm{div}$, $20 \mathrm{~V} / \mathrm{div}$ ).


Figure 21. Harmonic spectrum obtained from a prototype built with $R=50 \Omega, L=120 \mathrm{mH}$ for $m_{a}=1$ :(a) FFT analysis of voltage waveform (b) FFT analysis of current waveform.
and given to the driver IC IR2111. The IR2111 has the capability to generate a complimentary pulse output with a dead band. Thus, the microcontroller generates only six pulses. The dead band offered by IR2111 between the upper and lower switch gate pulses is 800 ns . The output voltage, current and capacitor voltage waveforms are acquired from hardware prototypes developed in the laboratory for various modulation indexes and various loading conditions to validate the performance of the proposed hybrid multilevel inverter. The voltage, current waveforms and capacitor voltages obtained with a load of $R=50 \Omega$ and $L=120 \mathrm{mH}$, for modulation indexes of 1 and 0.9 are shown in Figures 17 and 18 , respectively. The waveforms of voltage, current and capacitor voltages with another load of $R=50 \Omega$ and $L=90 \mathrm{mH}$ with modulation indexes of 1 and 0.9 are provided in Figures 19 and 20, respectively.

With the help of MATLAB-SIMULINK, the harmonic spectrum of the output voltage waveform and current waveform has been plotted using data acquired from recorded waveforms. The harmonic spectrum from the prototype built with $R=50 \Omega$ and $L=120 \mathrm{mH}$ for a modulation index of 1 and 0.9 are depicted in Figures 21 and 22 respectively, whereas Figures 23 and 24 illustrate the harmonic spectrum of output voltage and current waveform with $R=50 \Omega$ and $L=90 \mathrm{mH}$ for a modulation index of 1 and 0.9 , respectively. Also, the total harmonic distortion (THD) of the output voltage waveform and current waveform has been determined by the data acquired from recorded
waveforms with the help of MATLAB and it is found to be $11.1 \%$ and $3.8 \%$, respectively, for a modulation index of 1 . The switching angles, which are defined by the modulation index, affect the THD of the output voltage. The THD of the current waveform is marginally improved at 0.9 modulation index on account of reduction in lower order harmonics compared to unity modulation index.

From the output voltage waveforms, the 9-levels obtained from an inverter can be validated. The steady state voltage across the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ for various modulation indexes and loading conditions shown in prototype results prove the self regulation of voltage across the switched capacitor with the help of modulation alone. The voltage across the capacitors $C_{1}$ and $\mathrm{C}_{2}$ is regulated around 60 and 30 V , respectively, with allowable ripple for an input voltage of 60 V .

The voltage stabilization of switched capacitors $C_{1}$ and $C_{2}$ to their steady state values under a dynamic condition when the DC input voltage to the inverter is switched ON is illustrated in Figure 25, which demonstrates the effectiveness of sensor less voltage control. The maximum voltage across the load is 120 V for an input of 60 V , which confirms the voltage gain of the topology to be 2 . Table 4 compares the performance of the hardware prototype with simulation findings, demonstrating that the hardware and simulation results are in agreement. The current THD obtained is lesser than $5 \%$ without any external additional filter. The efficiency of the inverter is obtained by measuring the input and output powers of the inverter. The efficiency


Figure 22. Harmonic spectrum obtained from a prototype built with $R=50 \Omega, L=120 \mathrm{mH}$ for $m_{a}=0.9$ :(a) FFT analysis of voltage waveform (b) FFT analysis of current waveform.


Figure 23. Harmonic spectrum obtained from a prototype built with $R=50 \Omega, L=90 \mathrm{mH}$ for $m_{a}=1$ :(a) FFT analysis of voltage waveform (b) FFT analysis of current waveform.

Table 4. Comparison of the simulation and hardware prototype results.

| Modulation index | Performance indices | Load with $R=50 \Omega$ and $L=120 \mathrm{mH}$ |  | Load with $R=50 \Omega$ and $L=90 \mathrm{mH}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Simulation result | Experimental result | Simulation result | Experimental result |
| 1 | Peak fundamental output voltage (V) | 112.2 | 110.5 | 112.9 | 110.6 |
|  | \% THD of output voltage | 10.96 | 11.1 | 12.07 | 11.17 |
|  | \% THD of output current | 3.39 | 3.8 | 3.60 | 4.52 |
| 0.9 | Peak fundamental output voltage (V) | 102.3 | 99.88 | 102 | 99.76 |
|  | \% THD of output voltage | 13.08 | 13.27 | 13.11 | 13.3 |
|  | \% THD of output current | 2.65 | 3.06 | 2.48 | 3.16 |



Figure 24. Harmonic spectrum obtained from a prototype built with $R=50 \Omega, L=90 \mathrm{mH}$ for $m_{a}=0.9$ :(a) FFT analysis of voltage waveform (b) FFT analysis of current waveform.


Figure 25. Transient response of voltage across capacitors $C_{1}$ and $\mathrm{C}_{2}$ during turning ONDC source with $R=50 \Omega L=120 \mathrm{mH}$ for $m_{a}=1$ (CH1:2.5 s/div, $20 \mathrm{~V} /$ div and CH2: $2.5 \mathrm{~s} / \mathrm{div}, 10 \mathrm{~V} / \mathrm{div}$ ).
of the prototype with $R=50 \Omega$ and $L=90 \mathrm{mH}$ is $95.85 \%$ and $95.24 \%$ for modulation index of 1 and 0.9 , respectively, whereas for $R=50 \Omega$ and $L=120 \mathrm{mH}$, the efficiency is $95.78 \%$ and $95.19 \%$ for modulation index of 1 and 0.9 , respectively.

## 9. Conclusion

A hybrid multilevel inverter with boosting capability is suggested in this study, and its basic module can generate nine voltage levels across the load. The key features of the recommended basic module are: 1) It require a single DC source 2) It has a voltage gain of two 3) Voltage across the switched capacitors are self-balanced without any additional control 4) Each switch's blocking voltage requirement is either equal to or half the
supply voltage. The proposed topology is easily extendable for a higher number of voltage levels with required boosting by cascading a suitable number of boosting modules with a reduced number of capacitors and switches. Also, by cascade connection of fundamental modules, it is possible to integrate multiple sources.

A detailed theoretical loss analysis is performed and maximum theoretical efficiency is found to be $98.9 \%$. An exhaustive comparison study between the proposed topology against other recently proposed topologies is done to assess its benefits. The gate pulses required for the switches are generated using a lowcost microcontroller. The operation of the suggested multilevel inverter has been validated by a simulation study and experimental results, under different loading conditions and modulation indices. The power quality obtained from the presented topology is illustrated with the help of total harmonic distortion and a harmonic spectrum obtained from the hardware. Thus, the inverter's performance demonstrates its capability for single stage DC-AC conversion which can be utilized with solar PV battery energy storage for feeding AC loads.

## Disclosure statement

No potential conflict of interest was reported by the author(s).

## ORCID

B. Sakthisudhursun (D) http://orcid.org/0000-0002-7406-7297
S. Muralidharan (D) http://orcid.org/0000-0001-5228-2271

## References

[1] Lai J-S, Peng FZ. Multilevel converters-a new breed of power converters. IEEE Trans Ind Appl. May-June 1996;32(3):509-517.
[2] Rodriguez J, Lai J-S, Peng FZ. Multilevel inverters: a survey of topologies, controls, and applications. IEEE Trans Ind Electr. Aug. 2002;49(4):724-738.
[3] Malinowski M, Gopakumar K, Rodriguez J, et al. A survey on cascaded multilevel inverters. IEEE Trans Ind Electr. July 2010;57(7):2197-2206.
[4] Franquelo LG, Rodriguez J, Leon JI, et al. The age of multilevel converters arrives. IEEE Ind Electr Mag. June 2008;2(2):28-39.
[5] Gupta KK, Ranjan A, Bhatnagar P, et al. Multilevel inverter topologies with reduced device count: a review. IEEE Trans Power Electr. Jan. 2016;31(1):135-151.
[6] Prabaharan N, Palanisamy K. A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications. Renew Sustain Energy Rev. Sep. 2017;76:1248-1282.
[7] Mohd.Ali JS, Krishnaswamy V. An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications. Renew Sustain Energy Rev. Feb. 2018;82(Part-3):3379-3399.
[8] Teymour HR, Sutanto D, Muttaqi KM, et al. A novel modulation technique and a new balancing control strategy for a single-phase five-level ANPC converter. IEEE Trans Ind Appl. March-April 2015;51(2):12151227.
[9] Vahedi H, Labbé P, Al-Haddad K. Sensor-less five-level packed U-cell (PUC5) inverter operating in stand-alone and grid-connected modes. IEEE Trans Ind Inform. Feb. 2016;12(1):361-370.
[10] Sandeep N, Yaragatti UR. A switched-capacitor-based multilevel inverter topology with reduced components. IEEE Trans Power Electr. July 2018;33(7):5538-5542.
[11] Mohamed Ali JS, Krishnasamy V. Compact switched capacitor multilevel inverter (CSCMLI) with selfvoltage balancing and boosting ability. IEEE Trans Power Electr. May 2019;34(5):4009-4013.
[12] Lee SS, Lee K. Dual-T-type seven-level boost active-neutral-point-clamped inverter. IEEE Trans Power Electr. July 2019;34(7):6031-6035.
[13] Liu J, Wu J, Zeng J. Symmetric/asymmetric hybrid multilevel inverters integrating switched-capacitor techniques. IEEE J Emerg Select Topics Power Electr. Sept. 2018;6(3):1616-1626.
[14] Lee SS, Bak Y, Kim S, et al. New family of boost switched-capacitor seven-level inverters (BSC7LI). IEEE Trans Power Electr. Nov. 2019;34(11):1047110479.
[15] Ye Y, Cheng KWE, Liu J, et al. A step-up switchedcapacitor multilevel inverter with self-voltage balancing. IEEE Trans Indus Electr. Dec. 2014;61(12): 6672-6680.
[16] Sandeep N, Ali JSM, Yaragatti UR, et al. Switched-capacitor-based quadruple-boost nine-level inverter. IEEE Trans Power Electr. Aug. 2019;34(8):71477150.
[17] Barzegarkhoo R, Zamiri E, Vosoughi N, et al. Cascaded multilevel inverter using series connection of novel capacitor-based units with minimum switch count. IET Power Electr. 2016;9(10):2060-2075.
[18] Barzegarkhoo R, Moradzadeh M, Zamiri E, et al. A new boost switched-capacitor multilevel converter with reduced circuit devices. IEEE Trans Power Electr. Aug. 2018;35(8):11889-11896.
[19] Peng W, Ni Q, Qiu X, et al. Seven-level inverter with selfbalanced switched-capacitor and its cascaded extension. IEEE Trans Power Electr. 2019;34:12.
[20] Sandeep N, Ali JSM, Yaragatti UR, et al. A self-balancing five-level boosting inverter with reduced components. IEEE Trans Power Electr. July 2019;34(7):6020-6024.
[21] Siddique MD, Mekhilef S, Shah NM, et al. New switched-capacitor-based boost inverter topology with reduced switch count. J Power Electr. Jul.2020;20(4): 926-937.
[22] Siddique MD. Single-phase boost switched-capacitor based multilevel inverter topology with reduced switching devices. IEEE J Emerg Select Topics Power Electr. 2021. DOI:10.1109/JESTPE.2021.3129063.
[23] Menaka S, Muralidharan S. Novel symmetric and asymmetric multilevel inverter topologies with minimum number of switches for high voltage of electric ship propulsion system. Indian J Geo Marine Sci. Sep. 2017;46(9):1920-1930.
[24] Sakthisudhursun B, Arockiaraj S, Muralidharan S. Implementation of nearest level control modulation technique for multilevel inverter using Arduino. Int J Advan Sci Technol. 2020;29(7s):1096-1102.

## Appendix

The different operating modes of the proposed hybrid multilevel inverter and its current path for resistive load and inductive load is shown in Figure A1(a)-(i).


Figure A1. Figure A1. Different operating modes of proposed hybrid 9-Level Inverter (a)-(d) Positive output voltage levels, (e) Zero voltage level (f)-(i) Negative output voltage levels.

(d) At voltage Level=+ $\mathrm{V}_{\mathrm{DC}} / 2$

Figure A1. Continued


Figure A1. Continued


Figure A1. Continued


[^0]:    CONTACT B. Sakthisudhursun sakthisudhursun@gmail.com

