IoT based Performance Improvement of Single Instruction Multiple Data (SIMD) Processor Array for Wireless Sensor Networks Application

A. VELLIANGIRI*, VINOTH KUMAR KALIMUTHU, C. G. BALAJI, MOHAN KUMAR A.

Abstract: The advent of the Internet of Things (IoT) has brought about the need for more sophisticated and low-cost resource devices compared to traditional embedded systems. These IoT devices, which are often deployed in wireless sensor networks, must operate within strict power constraints. To meet these requirements and to harness the potential of IoT, power consumption planning strategies have evolved, necessitating the integration of new capabilities, including machine learning. In this research, the focus is on migrating machine learning applications onto Field Programmable Gate Arrays (FPGAs) for IoT edge devices, specifically targeting wireless sensor network applications. FPGAs offer flexibility and parallel processing capabilities, making them well-suited for IoT applications where machine learning is increasingly important. A critical component in this work is the development of a Single Instruction Multiple Data (SIMD) processor array, optimized for FPGA implementation. SIMD architectures allow for parallel processing of data, which is essential for efficient machine learning tasks. The research also includes the design and implementation of a multiplier-accumulator (MAC) unit within the SIMD processor array, and an innovative approach is employed using the Dual Field Vedic multiplier. Notably, the researchers opt for the Vedic multiplier design over traditional Booth's method due to its advantages in terms of reducing latency and hardware complexity. The Vedic multiplier, which draws inspiration from ancient Indian mathematics, offers potential performance gains in this context. The research methodology involves creating a high-performance SIMD processor array using FPGA technology and programming it using the Verilog hardware description language. Through FPGA experimentation and analysis, the research is to demonstrate the advantages of the Vedic multiplier in the context of the SIMD system, highlighting its potential to enhance the efficiency and effectiveness of machine learning applications on

Keywords: dual field vedic multiplier; field programmable gate array multiplier-accumulator; internet of things; single instruction multiple date

1 INTRODUCTION

The Internet of Things (IoT) represents a paradigm where connected devices are harnessed to enhance consumers' quality of life by leveraging the data generated by these devices. The proliferation of IoT devices has been on a steady rise. In 2018, there were already an estimated 7 billion IoT devices, and this number is projected to surge to approximately 21.5 billion by 2025. IoT serves as a prime example of how cloud computing capabilities have been deployed in data centers to manage the data generated by these devices. However, challenges arise due to network inactivity and the limitations of cloud-based processing capacity, leading researchers to advocate for a paradigm shift. This shift involves embracing the concept of "fog computing," which leverages devices closer to the data source for local data processing. This alteration in data processing approaches necessitates a transformation in machine learning algorithms. Embedded machine learning plays a pivotal role in enabling IoT end-devices, often constrained by limited resources, to acquire the capability to learn and adapt. Even basic machine learning algorithms, which are designed to be resource-efficient in terms of memory and power consumption, present challenges when applied to embedded systems. These algorithms can serve a multitude of purposes, including the detection of anomalous network activity and the identification of IoT botnets, among other applications. Many IoT devices interact with both other devices and humans, particularly in scenarios where quick actions are imperative. Therefore, reducing response latency and power consumption overhead in IoT end-devices is a priority. To address this issue, this paper recommends the incorporation of a reconfigurable Multiply-Accumulate (MAC) unit in Single Instruction Multiple Data (SIMD) processors. The MAC unit in the SIMD processor is

meticulously designed using a Dual Field Vedic Multiplier, which contributes to the efficiency and performance of IoT devices. particularly in resource-constrained programmable scenarios, such as those found in medical applications. In energy-constrained IoT environments, FPGAs can be integrated with energy harvesting mechanisms to power IoT devices. This synergy between FPGAs and energy-efficient machine learning algorithms is crucial for long-term, autonomous IoT deployments. In recent years, the integration of machine learning applications into the Internet of Things (IoT) landscape has become a focal point of research and development. This integration is driven by the need to process and analyze data at the edge, closer to the data source, rather than relying solely on centralized cloud computing. Field Programmable Gate Arrays (FPGAs) have emerged as a key enabler for deploying machine learning models in IoT edge devices, particularly in wireless sensor network applications. FPGAs are semiconductor devices that can be programmed to perform specific tasks, making them highly adaptable for a wide range of applications.

2 LITERATURE REVIEW

existing In this section. let's discuss Multiply-Accumulate (MAC) units designed for real-valued and complex-valued operations. In real-valued operations, a single MAC unit is employed to carry out both multiplication and accumulation, requiring just a single instruction for execution [6, 7]. This results in an efficient and streamlined process. However, when it comes to complex-valued MAC operations, multiple instructions are often necessary, utilizing the same MAC unit for various steps in the computation. To address the challenges in complex-valued MAC operations, some Very Large Instruction Set Digital Signal Processor (VLIS-DSP) designs have been developed, which significantly improve the speed of complex-valued MAC operations [8-10]. These designs optimize performance by parallelizing the operations, effectively handling multiple genuine complex-valued MAC tasks with a single instruction. This approach capitalizes on data parallelism to boost overall execution efficiency. Nonetheless, complex-valued MAC operations in certain scenarios still require the execution of multiple consecutive instructions. In specific contexts, complex-valued MAC hardware can be designed to support both complex-valued and real-valued operations [11]. In such cases, a single instruction can efficiently process complex-valued MAC tasks. Some of these hardware designs have also been adapted for butterfly operations to accelerate Fast Fourier Transform (FFT) calculations [12]. In their research, the scientists have developed a Digital Signal Processor (DSP) that consists of an array of identical data paths [13]. Each of these data paths is equipped with its own MAC unit, which can be independently controlled. These MAC units typically operate with operands of 16-bit bit width. For single double-precision MAC operations, more than one cycle is typically required. Additionally, a DSP core with a dual MAC architecture is employed in certain applications, particularly in the calculation of digital filters [14-16]. This architecture involves one MAC unit receiving delayed input from another MAC unit, and both MAC units repeatedly process the word subdivisions. This architecture proves to be highly efficient for algorithms that involve multiple MAC operations with the same operands, thus saving on computational resources. Various studies have explored the utilization of reconfigurable computing for speeding up embedded applications, particularly in FPGA-based reconfigurable computing [17]. Due to its inherent parallelism, reconfiguration is commonly used in image processing and IoT hardware. In some research, dynamic reconfiguration with plugins and on-chip programmability for structured connectivity are discussed [18]. These approaches can significantly enhance the performance of IoT and video processing, especially when incorporating a general-purpose CPU and ISA extensions. Additionally, the studies have explored in-order and outof-order processors with ISA extensions, yielding substantial reductions in total execution time [19, 20]. To overcome these limitations in Single Instruction Multiple Data (SIMD) processors, the researchers in this work propose the reconfiguration of the MAC unit using the Dual Field Vedic Multiplier. This innovative approach is aimed at enhancing the overall performance of SIMD processors in IoT and similar applications. Overall, the literature suggests that FPGAs hold significant promise for enhancing the capabilities of IoT edge devices, particularly in the context of machine learning applications. This integration offers the potential to transform various industries, from healthcare and smart cities to industrial automation and environmental monitoring, by enabling more intelligent and responsive IoT systems.

3 PROPOSED METHOD - VEDIC MULTIPLIER

In this research we aim to create a 16-bit multiplier by integrating a 2×2 multiplier, a 4×4 multiplier, an 8×8 multiplier, and a 16×16 Vedic Multiplier into the system.

Each of these multipliers serves a specific function, as described below. Additionally, the utilization of two distinct fields, namely binary and prime fields, is essential for SIMD processors. The Urdhva-Tiryagbhyam Sutra is depicted as a 2×2 bit hardware representation in Fig. 1. This ancient mathematical concept, known as the "Urdhva-Tiryagbhyam Sutra" or the "Vertically and Crosswise Algorithm," has been effectively harnessed to develop a digital multiplier architecture in this context. This method efficiently handles the multiplication of two two-bit numbers, denoted as A and B, with values *a*1*a*0 and *b*1*b*0, respectively. The 2×2 Vedic multiplier module is constructed using four 2-input AND gates and two half adders. This module is a fundamental building block for the larger multipliers in the system, such as the 4×4 and 8×8 multipliers, which employ similar principles of adding and subtracting partial products. The utilization of these multipliers in the system allows for the efficient multiplication of 16-bit values, further extending the capabilities of the processor.



Figure 1 The architecture of the 2×2 Vedic multiplier

The development of a 4×4 Vedic multiplier is displayed in Fig. 2. This figure has four 2×2 multiplier and three adder. As an outcome, in this figure, *a*0 to *a*3 and *b*0 to *b*3 address a four-digit inputs. The Least Significant Bit (LSB) of the two data sources (*a*0, *a*1 and *b*0, *b*1) is at first passed to the contribution of the 2×2 multiplier to play out the multiply operation.



In the second step, the 2×2 multiplier operation is applied to a2, a3, and b0, b1 values, in the third stage, to a0, a1 and b2, b3 values, and in the fourth stage, to a2, a3, and b2, b3 values. The last two-stage multiplier's value was preserved in one adder, while the initial two-stage multiplier's value was saved in another. The outputs of the two adders are fed into the input of the final adder. Finally, 8-bit values are provided in the design's output.

Four 4×4 Vedic multipliers employing the UrdhvaTiryagbhyam sutra were used to create the 8-bit multiplier. An adder adds the output of these 4-bit Vedic multipliers. In this multiplier, one 8-bit adder and two 12-bit adders are used. Fig. 3 depicts the proposed 8×8 multiplier's block diagram.



Figure 3 The architecture of 8 × 8 Vedic Multiplier

The 16×6 Vedic multiplier illustrated in Fig. 4 is built using the "UrdhvaTiryagbhyam" Sutra. Four 8×8 Vedic multiplier modules, one 16 bit binary parallel adder, and two 24 bit binary parallel adder stages make up the 16×6 Vedic multiplier design. To build the final 32-bit result $(q_{31} - q_8) \& (q_7 - q_0)$, the suggested architecture employs 16-bit and 24-bit Binary Parallel Adder modules. The q7 - q0 (8-bits) output of the right-hand most (4-th) 8×8 multiplier module represents the least significant 8-bits of the 16-bit output.



The 16-bit Binary Parallel Adder takes two 16-bit inputs and adds them together (one of q1 and another of q0concatenated with eight zeros in front). Then the multiplied output from 1-st (q3) and 2-nd (q2) 8×8 multiplier block is provided as input to 24-bit BPA (making concatenation of 0's as required). Then, the sum part extracted from a 16bit & 24-bit BPA is provided as input to another 24-bit BPA, which provides the sum as q31 - q8 (24-bit). Finally, the carry bits are omitted while taking the final product. The suggested 32bit Vedic multiplier is depicted in Fig. 5 as a block diagram.



Figure 5 Block Diagram of 32 × 32 Vedic multiplier

Fig. 6 and 7 show the architecture of 32 bit and 48 bit adder.



evident from line diagram, As the the Urdhva-tirvakbyham sutra effectively handles both the vertical and horizontal aspects. Consequently, a computation is performed based on the line graph depicted in Fig. 8.



Figure 8 Line diagram Representation of Urdhva-tiryakbyham sutra

In this section, an example of the pin mentioned in above diagram is shown. Bitl = "1011" and Bit2 = "1101" are the two 4-bit values represented in the pin diagram.

4 RESULTS AND DISCUSSION

This section offers an in-depth analysis of the performance and simulation results of a SIMD processor, which is built upon a 32×32 Vedic multiplier architecture. The 32-bit Vedic multiplier was developed using Verilog and was subjected to simulation using the Xilinx ISE 14.7 software platform. The accompanying figures and tables present a comprehensive view of the simulation outcomes and performance assessments. Fig. 8 provides an RTL schematic diagram illustrating the structure of the proposed 32-bit Vedic Multiplier, featuring four 32×32 Vedic multipliers, two 48-bit adders, and one 32-bit adder.



Figure 9 RTL Schematic Diagram for Vedic multiplier

Tab. 1 shows the percentage reduction in hardware area overhead, power consumption, and time delay for various approaches that lowered percentages of area, power, delay, APP, and ADP for recommended methodology.

Table 1 Reduction (%) for the different methods.

Techniques	Overhead Reduction / %	Power Reduction / %	Delay Reduction / %	
DMM-OCLA	14.78	10.15	13.38	
DMM-OCBA	19.41	11.43	19.50	
DMM-LCSLA	34.72	41.60	27.25	
DVM-LCSLA	42.77	71.09	28.61	

Tab. 2 presents the performance comparison of different implementation devices for various methods to analyzing performance limitations.

Table 2 Performance analysis for various methods

Target FPGA	Circuit	LUT	Flip-	Slice	Number of DSP	Frequen	
						cy	
110/1			пор		01 D 51	/ MHz	
	DMM-	119981/	85/1099	86/3014	768/768	20.42	
	CSA	150720	84	40	700/700		
	DMM-	98526/1	88/1099	81/3014	736/768	25.55	
Virtex6	OCLA	50720	84	40	/30//08		
xc6vcx2	DMM-	90235/1	78/1099	75/3014	600/768	25.62	
	OCBA	50720	84	40	099/700	25.02	
401	DMM-	82256/1	65/1099	70/3014	701/760	30.55	
	LCSLA	50720	84	40	/01//00		
	DVM-	79594/1	58/7360	72/3014	(5()7(0	39.64	
	LCSLA	50720	8	40	656//68		
	DMM-	00017/0	72/0021	70000	2500/20		
Virtex7 xc7vx55 0t	CSA	98217/3	73/9921	76/6928	3580/28	37.64	
		46400	9	00	80		
	DMM-	95625/3	69/9921	70/6928	3454/28	20.21	
	OCLA	46400	9	00	80	20.21	
	DMM-	88254/3	65/9921	68/6928	3125/28	26.15	
	OCBA	46400	9	00	80		
	DMM-	81546/3	61/9921	63/6928	2968/28	20.22	
	LCSLA	46400	9	00	80	30.32	
	DVM-	77054/3	50/6928	50/6928	2784/28	20.22	
	LCSLA	46400	00	00	80	38.22	
	DMM-	004(2/2	45/0046	59/(072	2500/29		
	CSA	98462/3	45/9940	38/60/2	3500/28	34.66	
		03600	3	00	00		
	DMM-	95235/3	54/9946	56/6072	3312/28	25.12	
Virtex7	OCLA	03600	5	00	00	23.12	
xc7vx48	DMM-	91254/3	56/9946	51/6072	3125/28	20.65	
5t	OCBA	03600	5	00	00	28.65	
	DMM-	86325/3	51/9946	50/6072	2935/28	21.75	
	LCSLA	03600	5	00	00	31.75	
	DVM-	84726/3	45/9946	48/6072	2705/28	20.42	
	LCSLA	03600	5	00	00	38.42	

DVM is a decent multiplier among those four multipliers, we have determined. Hardware Area overhead Reduction (42.77%), Power Reduction (71.09%), and time delay (28.61%) have been decreased in the proposed DVM-LCSLA technology. In that table, LUT, number of DSP, and Frequency have been analyzed for different target devices, namely Virtex 6 and Virtex 7. For FPGA analysis also, the DVM-LCSLA method gave better results than other multiplier techniques. This table shows that the DVM-LCSLA approach reduces the LUT, flip-flop, and slice sizes while increasing the operating frequency. The area in SIMD architecture has been minimized as a result of the reduction of certain parameters.

5 CONCLUSION

This work presents an efficient design for reconfigurable Single Instruction Multiple Data (SIMD) processors tailored for IoT wireless sensor network applications, particularly focusing on patient monitoring. The design incorporates the use of a Dual Field Vedic Multiplier, which enhances computational efficiency. The research delves into the impact of SIMD size and the utilization of varied instruction sets on potential performance improvements. Within this work, various challenges affecting SIMD optimization for IoT applications are thoroughly explored, and comprehensive solutions are provided for different architectural scenarios. Many IoT application designs currently feature specific SIMD instructions, and while such strategies can yield substantial performance improvements, they might not be equally effective for other application domains. In this paper, the authors identify a set of generic SIMD instructions that have a transformative effect on the performance of IoT-based health monitoring applications. The proposed SIMD processor design, especially when integrated with a reconfigurable Arithmetic Logic Unit (ALU), reimagines the modifier framework for the multiplier structure. The possibilities demonstrated in this research highlight a decrease in delays and power consumption through innovative design choices. These findings underscore the effectiveness of reconfigurable processor methodologies, particularly when applied to IoT-based Wireless Sensor Network applications. The potential benefits of these reconfigurable SIMD processors can significantly enhance the capabilities and performance of IoT devices designed for healthcare and patient monitoring, contributing to more efficient and responsive systems.

6 **REFERENCES**

- Safoyev, N. & Jeon, J. (2020). Design and Evaluation of Cell Interaction Based Vedic Multiplier Using Quantum-Dot Cellular Automata. *Electronics*, 9, 1036. https://doi.org/10.3390/electronics9061036
- [2] Vinoth Kumar, K., Karthikeyan, S., Bhavani, S., & Vennila, C. (2022). Performance Improvement of SIMD Processor for High-Speed end Devices in IoT Operation Based on Reversible Logic with Hybrid Adder Configuration. *Technical Gazette*, 29(1), 252-258. https://doi.org/10.17559/TV-20210719025814
- [3] Awaludin, A., Larasati, H., & Kim, H. (2021). High-Speed and Unified SIMD Processor for Generic Weierstrass Curves over GF(p) on FPGA. *Sensors*, 21(4), 1451. https://doi.org/10.3390/s21041451
- [4] Balakrishnan, S. & Vinoth Kumar, K. (2023). Hybrid Sine-Cosine Black Widow Spider Optimization based Route Selection Protocol for Multihop Communication in IoT Assisted WSN. *Tehnicki vjesnik-Technical Gazette*, 30(4), 1159-1165. https://doi.org/10.17559/TV-20230201000306
- [5] Zhang, J., Zong, Y., Yang, C., Miao, Y., & Guo, J. (2019). LBOA: Location-Based Secure Outsourced Aggregation in IoT. *IEEE Access*, 7, 43869-43883. https://doi.org/10.1109/ACCESS.2019.2908429
- [6] Taştan, İ., Mahmut, K., & Yurdakul, A. (2020). Approximate CPU Design for IoT End-Devices with Learning Capabilities. *Electronics*, 9, 125. https://doi.org/10.3390/electronics9010125
- [7] Vinoth Kumar, K. & Balakrishnan, S. (2023). Multi-objective Sand Piper Optimization Based Clustering with Multihop Routing Technique for IoT Assisted WSN. Brazilian Archives of Biology and Technology, 66, e23220866, 1-11. https://doi.org/10.1590/1678-4324-2023220866

- [8] Afsarimanesh, N., Mukhopadhyay, S. C., & Kruger, M. (2019). IoT-Enabled Microcontroller-Based System. *Electrochemical Biosensor: Point-of-Care for Early Detection of Bone Loss, Springer, Cham, 30*, 93-103. https://doi.org/10.1007/978-3-030-03706-2
- [9] Elnawawy, M., Farhan, A., Al Nabulsi, A., Al-Ali, A. R., & Sagahyroon, A. (2019). Role of FPGA in Internet of Things Applications. 2019 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), IEEE, 1-6. https://doi.org/10.1109/ISSPIT47144.2019.9001747
- [10] Thiruppathi, M. & Vinoth Kumar, K. (2023). Seagull Optimization-based Feature Selection with Optimal Extreme Learning Machine for Intrusion Detection in Fog Assisted WSN. *Tehnicki vjesnik-Technical Gazette, 30*(5), 1547-1553. https://doi.org/10.17559/TV-20230130000295
- [11] Zaidan, A. A., Zaidan, B. B., Qahtan, M. Y., Albahri, O. S., Albahri, A. S., Alaa, M., & Lim, C. K. (2018). A survey on communication components for IoT-based technologies in smart homes. *Telecommunication Systems*, 69(1), 1-25. https://doi.org/10.1007/s11235-018-0430-8
- [12] Tran, C. & Misra, S., (2019). The Technical Foundations of IoT. *IEEE Wireless Communications*, 26(3), 8-8. https://doi.org/10.1109/MWC.2019.8752474
- [13] Sivanandam, K. & Kumar, P. (2018). Low-Power High-Performance Multitransform Architecture Using Run-Time Reconfigurable Adder for FPGA and ASIC Implementation. *System and Architecture*, 63-72. https://doi.org/10.1007/978-981-10-8533-8_7
- [14] Reddy, K. S. & Suresh, H. N. (2018). A low power VLSI implementation of reconfigurable FIR filter using Carry Bypass adder. *International Journal of Intelligent Engineering and Systems*, 11(2), 225-36. https://doi.org/10.22266/ijjes2018.0430.25
- [15] Kabra, N. K. & Patel, Z. M. (2019). Low-power and highspeed configurable arithmetic and logic unit. *Innovations in Electronics and Communication Engineering*, 355-363. https://doi.org/10.1007/978-981-13-3765-9_37
- [16] Jafarzadehpour, F., Molahosseini, A. S., Zarandi, A. A. E., & Sousa, L. (2019). New energy-efficient hybrid wide-operand adder architecture. *IET Circuits, Devices and Systems, 13*(8), 1221-1231. https://doi.org/10.1049/iet-cds.2019.0084
- [17] Venusamy, K. (2020). Survey on High Performance Reconfigurable Soft-Core Processor for SIMD Applications. *Proteus Journal*, 11(9), 713-724.
- [18] Yang, T., Sato, T., & Ukezono, T. (2020). An Accuracy-Configurable Adder for Low-Power Applications. *IEICE Transactions on Electronics*, 103(3), 68-76. https://doi.org/10.1587/transele.2019LHP0002
- [19] Vinoth Kumar, K. & Thiruppathi, M. (2023). Oppositional Coyote Optimization based Feature Selection with Deep Learning Model for Intrusion Detection in FogAssisted Wireless Sensor Network. *Acta Montanistica Slovaca*, 28(2), 496-508. https://doi.org/10.46544/AMS.v28i2.18
- [20] Hyun-Jong C., Ho-Kyung Y., & You-Jin S. (2021). The Detection Data Processing Mechanism for Vehicular Cyber Physical System in IoT Environment. *Tehnicki vjesnik-Technical Gazette*, 28(3), 963-973. https://doi.org/10.17559/TV-20201209230220

Contact information:

A. VELLIANGIRI, PhD, Assistant Professor (Corresponding author) Department of ECE, K. S. R. College of Engineering Tiruchengode, Tamilnadu, India E-mail: velliangiria@gmail.com

VINOTH KUMAR KALIMUTHU, PhD, Professor Department of CSE (Al&ML), SSM Institute of Engineering and Technology, Dindigul, Tamil Nadu, India. E-mai: vinodkumaran87@gmail.com

C. G. BALAJI, PhD, Assistant Professor Symbiosis Institute of Digital and Telecom Management (SIDTM) Symbiosis International (Deemed University), Lavale, Pune-412115, Maharashtra, India E-mail: cgbalaji@sidtm.edu.in

MOHAN KUMAR A., Assistant Professor Department of ECE, Kongunadu College of Engineering and Technology, Thottiyam, Tamil Nadu, India E-mail: mohanarivumani94@gmail.com