

INFLUENCE OF CARRIER DISTRIBUTION ON THE HALL MOBILITY  
OF THIN SILICON-ON-SAPPHIRE (SOS) FILMS

M. Smiljanić

Institute of Physics of Belgrade University, P.O.BOX 57,  
11001 Belgrade, Yugoslavia

Typical results of the gated-Hall-bar measurements on SOS films<sup>1)</sup> (Fig.1) show the significant variation of the Hall mobility with gate voltage  $V_G$ . Surface scattering can not explain the behaviour in Fig.1 completely.




Fig.1. Hall mobility  $\mu_H$  versus gate voltage  $V_G$  for silicon-on sapphire films<sup>1)</sup>

- a) Low resistivity n-type.
- b) Medium resistivity n-type.
- c) Medium resistivity p-type.

Experimentally verified dependence of hole and electron mobilities<sup>2)</sup>  $\mu_p$  and  $\mu_n$  of the distance from the Si-SiO<sub>2</sub> interface can explain some region of  $\mu_H$ - $V_G$  curve<sup>1)</sup>. For example, if gate voltage accumulates carriers in the high-mobility region, the averaged  $\mu_H$  increases. To verify Fig. 1 analytically, we start from the well-known Petritz<sup>3)</sup> expression for average Hall mobility:

$$\mu_H = \frac{\int_0^d p(z) \mu_p^2(z) dz - \int_0^d n(z) \mu_n^2(z) dz}{\int_0^d \mu_p(z) p(z) dz + \int_0^d \mu_n(z) n(z) dz} \quad (1)$$

where  $p(z)$  and  $n(z)$  are hole and electron concentration,  $d$ - the Si film thickness, and  $z$ - the distance from Si-surface.

The experimental results<sup>2)</sup> give us  $\mu_p(z)$  and  $\mu_n(z)$ . With the known surface potentials  $\psi_1$  (at Si-SiO<sub>2</sub> interface) and  $\psi_2$  (at Si-sapphire interface) we can obtain  $n(z)$  and  $p(z)$  dependences<sup>4)</sup>. So, the main problem is to determine  $\psi_1-V_G$  and  $\psi_2-V_G$  dependences. Our method earlier developed for sandwich MISIM structure<sup>4)</sup> can be used with two modification: 1.- We include fast surface states. Thus, surface charge-becomes gate-voltage dependent, 2.- Due to the not parallel equipotential planes, we must use another boundary condition at Si-sapphire interface. It is shown<sup>5)</sup> that in all real cases we can neglect leakage electric field lines in sapphire. So, this boundary condition becomes  $E_2 = Q_{S2}/\epsilon_S$ , where  $E_2$  and  $Q_{S2}$  are electric field and surface charge at Si-sapphire interface and  $\epsilon_S$  is the dielectric constant.

With these modifications, we can construct two equation for  $\psi_1$  and  $\psi_2$ . Numerical calculations show that not only  $\psi_1$  but also  $\psi_2$  are very sensitive to the gate voltage shanges. This means that Si surface 1 - surface 2 interaction is significant. For some gate voltage<sup>in</sup> Si film can exist not only full depletion but also full accumulation. Both results are consequences of a finite thickness of semiconducting films.

Preliminary numerical calculations applied to (1) give a qualitative agreement. For the quantitative agreement we must be certain of the preciseness in some experimental data used.

#### References

- 1) N.E.Ham, Appl.Phys.Lett., 21, No.9, 440 (1972)
- 2) A.C.Ipri, Appl.Phys.Lett., 22, No.1, 16 (1973)
- 3) R.Petritz, Phys.Rev., 110, No.6 (1958)
- 4) Z.Djurić, M.Smiljanić, Solid-state electronics, 18, 817 (1975)
- 5) M.Smiljanić, to be published in Solid-State Electronics