Izvorni znanstveni članak
https://doi.org/10.2498/cit.2000.03.05
Modeling and Simulation of a Hard Real-Time Processor
Matjaž Colnarič
Stjepan Groš
Vlado Glavinić
Sažetak
Hard real-time systems are increasingly used in various areas of human activity justifying their implementation by means of specialized solutions, mostly of a suitable hardware/software combination. A frequently adopted approach to the realization of the hardware part is based on ASIC, usually a “general purpose” processor which operates according to real-time constraints. In this work the modeling of a processor for the hard real-time domain is described. It is structured as a collection of “task processors” being supervised by another one dedicated to the “kernel” functions. Specifically the behavior of the task processors is modeled using VHDL and subsequently simulated and tested. The paper also addresses the modeling process by determining the detailed requirements on the behavior of the task processor. The outcome of this step influenced the modeling process as the tools used were of restricted functionality and processor behavior enforced a particular decomposition. Because of a restricted VHDL subset available, it was necessary to model the task processor on the lowest level of behavioral abstraction. The task processor has been tested against chosen test programs written in an appropriate assembly language being specially developed for this purpose.
Ključne riječi
Hrčak ID:
44838
URI
Datum izdavanja:
30.9.2000.
Posjeta: 1.071 *