Izvorni znanstveni članak
https://doi.org/10.32985/ijeces.12.3.1
Seven-Level Symmetrical Series/Parallel Multilevel Inverter with PWM Technique Using Digital Logic
Nagaraju Motaparthi
; Koneru Lakshmaiah Education Foundation, Research Scholar, Department of Electrical and Electronics Engineering, Vaddeswaram, Guntur, India
Kiran Kumar Malligunta
; Koneru Lakshmaiah Education Foundation, Associate professor, Department of Electrical and Electronics Engineering, Vaddeswaram, Guntur, India
Sažetak
This paper attempts to come up with a proposed configuration of Multilevel inverters with a lesser number of switches that are smaller in size, lesser in cost and with a higher efficiency. Designing an inverter topology with a lesser number of switches and proper control technique is the major challenge. cascaded H-Bridge (CHB) topology are more popular among the existing configurations of multilevel inverters (MLI). Even though it can produce more levels, it needs to accommodate a huge number of switches for higher levels. The focus of this paper is to reduce the number of components for the same voltage level of cascaded H- Bridge configuration. In addition to that, generating the gating pulses for the switches is difficult when there is an asymmetry in the switches. A new symmetrical series/parallel configuration is proposed with reduced switch count and the pulse width modulation (PWM) technique is implemented with digital logic to generate the required gating pulses for the switches. The total harmonic distortion (THDI) of the output current is reduced with this PWM technique. The simulation has been carried out in MATLAB/Simulink software for both R (resistive) and R-L (resistive -inductive) loads.
Ključne riječi
Renewable energy sources (RES); Multilevel inverter (MLI); pulse width modulation (PWM) technique; Total harmonic distortion (THD); Cascaded H-bridge (CHB) inverter
Hrčak ID:
261643
URI
Datum izdavanja:
27.8.2021.
Posjeta: 889 *