Skoči na glavni sadržaj

Izvorni znanstveni članak

https://doi.org/10.1080/00051144.2023.2243142

Adaptive real-time reconfiguration gate scheduling scheme using time perceptive stream

S. Lekashri ; Department of Electronics and Communication Engineering, Kings Engineering College, Sriperumbudur, India *
K. N. Madhusudhan ; Department of Electronics and Communication Engineering, B.M.S. College of Engineering, Bangalore, India
A. SivaSangari ; Department of Computer Science and Engineering, Sathyabama Institute of Science and Technology, Chennai, India
P. Gururama Senthilvel ; Department of Computer Science and Engineering, Saveetha School of Engineering, Saveetha Institute of Medical and Technical Sciences (SIMATS), Chennai, India

* Dopisni autor.


Puni tekst: engleski pdf 1.184 Kb

str. 1067-1071

preuzimanja: 96

citiraj


Sažetak

An adaptive real-time gate scheduling scheme for time perceptive stream or packet flow is proposed to improve the standards of Ultra Low Latency during data transmission. For highly dynamic network conditions, the conventional configuration scheme is not suitable and therefore an adaptive real-time gate scheduling method is proposed for time perceptive streams. This dynamicity reconfiguration is difficult and the scheduling problem is formulated using Field Programmable Gate Array – Boolean Satisfiability Problem (FPGA-BSP) solver. This proposed scheme highly helps in network dynamicity conditions with good bandwidth utilization and high flexibility. End-to-end latency is required to be on sub-milliseconds order deal with the applications such as Industrial Internet of Things, 5G and 6G mobile, tactile internet and so on. Simulation analysis is carried out to prove the efficiency of the proposed model.

Ključne riječi

Bandwidth utilization; time perceptive stream; ultra low latency; gate scheduling; Boolean satisfiability problem

Hrčak ID:

315983

URI

https://hrcak.srce.hr/315983

Datum izdavanja:

15.8.2023.

Posjeta: 352 *