Original scientific paper

https://doi.org/10.17559/TV-20241010002048

Implementation and Performance Analysis of a Multi-Stage BIOS Boot Process for D1-H RISC-V Systems

Xuanyuan Yang ; 1) School of Artificial Intelligence and Big Data, Taizhou Polytechnic College, Taizhou, 225300, China 2) School of Computer Science and Technology, Suzhou University, Suzhou, 215006, China
Jianwu Jiang ; School of Computer Science and Engineering, SuZhou University of Technology, Suzhou, 215500, China
Yihuai Wang ; School of Computer Science and Technology, Suzhou University, Suzhou, 215006, China *

* Corresponding author.

Abstract

This paper presents a systematic implementation and analysis of a multi-stage BIOS boot process for the D1-H RISC-V application processor, addressing the critical challenges of limited on-chip storage and complex memory management requirements in modern embedded systems. We propose a three-stage boot architecture integrating on-chip BROM firmware, Secondary Program Loader (SPL), and main program execution, alongside an efficient storage allocation strategy utilizing external Nand Flash and DRAM. Our implementation demonstrates significant technical innovations in three key areas: (1) a modular storage structure design that optimizes memory utilization across different boot stages, achieving efficient code migration between Nand Flash (128 MB) and DRAM (512 MB); (2) an adaptive boot process that enables flexible configuration for various startup scenarios, supporting both development and production environments; and (3) a novel engineering framework that enhances code portability and maintainability. Performance analysis reveals that our implementation achieves a boot time of 10 ms for the complete startup sequence, with memory utilization efficiency of 15% compared to conventional approaches. The system successfully manages code migration between storage media with a transfer rate of 100 MB/s, demonstrating reliable operation across multiple test scenarios. We validate our design through comprehensive testing on the ADL-D1-H platform, showing successful integration with development tools and supporting direct program downloads through serial ports. This work provides practical insights for BIOS design in RISC-V systems and establishes a replicable framework for implementing efficient boot processes in resource-constrained embedded environments. The proposed solution eliminates the need for external download devices and enables direct serial port programming, significantly simplifying development, research, and remote update processes.

Keywords

BIOS; boot process; code migration; D1-H; RISC-V; story allocation

Hrčak ID:

346704

URI

https://hrcak.srce.hr/346704

Publication date:

30.4.2026.

Visits: 0 *