Izvorni znanstveni članak
https://doi.org/10.1080/00051144.2023.2251230
Cluster-based test vector re-ordering for reduced power dissipation in digital circuits
M. Navin Kumar
; Dept. of ECE, Sri Krishna College of Technology, Coimbatore, India
S. Sophia
; Dept. of ECE, Sri Krishna College of Engineering and Technology, Coimbatore, India
B. Nivedetha
; Dept. of EEE, PSG College of Technology, Coimbatore, India
Sažetak
Optimizing testing power is a paramount concern in modern digital circuit design, particularly as the intricacy of circuits continues to rise. This issue becomes even more pronounced with the scaling down of feature sizes due to advancements in process technology. The increase in testing power dissipation, beyond the regular operational state, raises red flags for both designers and test engineers. This paper introduces a novel cluster-based approach, shedding light on the efficient reordering of test vectors to mitigate the heightened switching activity. This technique aims to reduce the power consumption during testing, while still ensuring efficient error detection, maintaining the test period, and preserving the original order of the scan chain. Importantly, this reordering method does not introduce any additional area or test time overhead, minimizing the risks associated with these factors. The potential impact of this approach is demonstrated through concrete examples drawn from ISCAS’89 benchmark circuits. The results showcase a notable 11% reduction in switching activity, all while preserving fault coverage levels.
Ključne riječi
Switching activity; low power testing; cluster based reordering
Hrčak ID:
315992
URI
Datum izdavanja:
29.8.2023.
Posjeta: 50 *